Tutorial on Digital Phase-Locked Loops - CppSim
M.H. Perrott 2 Why Are Digital Phase-Locked Loops Interesting? Performance is important-Phase noise can limit wireless transceiver performance-Jitter can be a problem for digital processors
Download Tutorial on Digital Phase-Locked Loops - CppSim
Information
Domain:
Source:
Link to this page:
Documents from same domain
Tutorial on Digital Phase-Locked Loops
cppsim.comM.H. Perrott 5 Integer-N Frequency Synthesizers Use digital counter structure to divide VCO frequency-Constraint: must divide by integer values Use PLL to synchronize reference and divider output Sepe and Johnston US Patent (1968) Output frequency is digitally controlled ref(t) e(t) Analog v(t) out(t) Loop Filter Phase
S- Parameters and Impedance Transformers
cppsim.comFor high speed circuits with transmission lines, achieving maximum power transfer is important-Maximum power transfer coincides with having zero reflections (i.e., L = 0) Can we ever win on both issues? Voltage Power 25
Subthreshold Operation and gm/Id design - CppSim
cppsim.comTransconductance in Subthreshold Region Assuming device is in subthreshold and in saturation: 12 Id Vgs Id_op Vds > 100mV M1 Id Vgs NMOS g s d gm = ΔV gs ΔId Vgs_op Vgs_op ⇒ gm = δId δVgs ≈ID0 W L eVgs/(nVt) 1 nVt = Id nVt Recall for strong inversion : gm ≈ 2Id (Vgs −VTH) ID ≈ID0 W L eVgs/(nVt) g m purely a function of I d!