PHY Interface for PCI Express*, SATA, and USB 3.1 ...

1 PHY Interface For the PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures Version 2007 - 2018 Intel Corporation All rights reserved. PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 2 of 161 Intellectual Property Disclaimer THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. A COPYRIGHT LICENSE IS HEREBY GRANTED TO REPRODUCE AND DISTRIBUTE THIS SPECIFICATION FOR INTERNAL USE ONLY. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY OTHER INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED HEREBY. INTEL CORPORATION AND THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF PROPRIETARY RIGHTS, RELATING TO IMPLEMENTATION OF INFORMATION IN THIS DOCUMENT AND THE SPECIFICATION.

2 INTEL CORPORATION AND THE AUTHORS OF THIS SPECIFICATION ALSO DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH RIGHTS. ALL SUGGESTIONS OR FEEDBACK RELATED TO THIS SPECIFICATION BECOME THE PROPERTY OF INTEL CORPORATION UPON SUBMISSION. INTEL CORPORATION MAY MAKE CHANGES TO SPECIFICATIONS, PRODUCT DESCRIPTIONS, AND PLANS AT ANY TIME, WITHOUT NOTICE. Notice: Implementations developed using the information provided in this specification may infringe the patent rights of various parties including the parties involved in the development of this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights (including without limitation rights under any party s patents) are granted herein. All product names are trademarks, registered trademarks, or service marks of their respective owners Contributors Jeff Morris Jim Choate Michelle Jen Kaleb Ruof Andy Martwick Paul Mattos Bruce Tennant John Watkins Brad Hosler Dan Froelich Quinn Devine Jamie Johnston Matthew Myers Duane Quiet Su Wei Lim Todd Witter Bob Dunstan Hajime Nozaki Hooi Kar Loo Andrea Uguagliati Saleem Mohammad Peter Teng Poh Thiam Teoh Efraim Kugman Sue Vining Karthi Vadivelu Sathyanarayanan Gopal Daniel Resnick Tadashi Iwasaki Mineru Nishizawa Siang Lin Tan Tina Tahmoureszadeh Yoichi Iizuka Takanori Saeki Jake Li Rahman Ismail Ben Graniello Andrew Lillie Frank Kavanagh Zeeshan Sarwar Minxi Gao PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 3 of 161 Dedicated to the memory of Brad Hosler.

3 The impact of whose accomplishments made the universal serial Bus one of the most successful technology innovations of the Personal Computer era. PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 4 of 161 Table of Contents 1 Preface .. 10 Scope of this Revision .. 10 Revision History .. 10 2 Introduction .. 13 PCI Express PHY Layer .. 16 USB PHY Layer .. 17 Converged IO PHY Layer .. 17 SATA PHY Layer .. 17 Low Pin Count Interface and SerDes Architecture .. 18 3 PHY/MAC Interface .. 19 4 PCI Express, USB, and Converged IO PHY Functionality .. 28 Original PIPE Architecture .. 28 Transmitter Block Diagram ( and GT/s) .. 28 Transmitter Block Diagram ( GT/s/32 GT/s) .. 29 Receiver Block Diagram ( and GT/s) .. 29 Receiver Block Diagram ( GT/s) .. 30 Clocking .. 32 SerDes Architecture .. 32 SerDes Architecture: Transmitter Block Diagram.

4 32 SerDes Architecture: Receiver Block Diagram .. 33 5 SATA PHY Functionality .. 34 Transmitter Block Diagram ( , , and GT/s) .. 35 Receiver Block Diagram ( , and GT/s) .. 36 Clocking .. 36 6 PIPE Interface Signal Descriptions .. 37 PHY/MAC Interface Signals Common for SerDes and Original PIPE .. 37 Data Interface .. 37 Command Interface .. 40 Status Interface .. 57 Message Bus Interface .. 64 Message Bus Interface Commands .. 64 Message Bus Interface Framing .. 67 PHY/MAC Interface Signals SerDes Architecture Only .. 68 Data Interface .. 68 Command Interface .. 68 PHY/MAC Interface Signals Original PIPE Only .. 69 Data Interface .. 69 Command Interface .. 72 External Signals Common for SerDes and Original PIPE .. 77 7 PIPE Message Bus Address Spaces .. 80 PHY Registers .. 82 Address 0h: RX Margin Control0 .. 83 Address 1h: RX Margin Control1 .. 83 Address 2h: Elastic Buffer Control .. 83 Address 3h: PHY RX Control0.

5 84 Address 4h: PHY RX Control1 .. 85 Address 5h: PHY RX Control2 .. 85 Address 6h: PHY RX Control3 .. 85 Address 7h: Elastic Buffer Location Update Frequency .. 86 PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 5 of 161 Address 8h: PHY RX Control4 .. 86 Address 400h: PHY TX Control0 .. 87 Address 401h: PHY TX Control1 .. 87 Address 402h: PHY TX Control2 .. 88 Address 403h: PHY TX Control3 .. 89 Address 404h: PHY TX Control4 .. 89 Address 405h: PHY TX Control5 .. 89 Address 406h: PHY TX Control6 .. 90 Address 407h: PHY TX Control7 .. 91 Address 408h: PHY TX Control8 .. 91 Address 409h: PHY TX Control9 .. 92 Address 800h: PHY Common Control0 .. 92 MAC 93 Address 0h: RX Margin Status0 .. 94 Address 1h: RX Margin Status1 .. 95 Address 2h: RX Margin Status2 .. 95 Address 3h: Elastic Buffer Status .. 96 Address 4h: Elastic Buffer Location.

6 96 Address 5h: Reserved .. 96 Address 6h: RX Status0 .. 96 Address 7h: RX Status1 .. 97 Address 8h: RX Status2 .. 97 Address 9h: RX Status3 .. 97 Address Ah: RX Link Evaluation Status0 .. 97 Address Bh: RX Link Evaluation Status1 .. 98 Address Ch: RX Status4 .. 99 Address Dh: RX Status5 .. 99 Address 400h: TX Status0 .. 99 Address 401h: TX Status1 .. 100 Address 402h: TX Status2 .. 100 Address 403h: TX Status3 .. 100 Address 404h: TX Status4 .. 100 Address 405h: TX Status5 .. 101 Address 406h: TX Status6 .. 101 8 PIPE Operational Behavior .. 101 Clocking .. 101 Clocking Topologies .. 102 Reset .. 104 Power Management PCI Express Mode .. 105 Power Management USB Mode .. 107 Power Management SATA Mode .. 109 Changing Signaling Rate, PCLK Rate, or Data Bus Width .. 110 PCI Express Mode .. 110 USB Mode .. 111 SATA Mode .. 111 Fixed data path implementations .. 112 Fixed PCLK implementations .. 113 Transmitter Margining PCI Express Mode and USB Mode.

7 113 Selectable De-emphasis PCI Express Mode .. 114 Receiver Detection PCI Express Mode and USB Mode .. 114 Transmitting a beacon PCI Express Mode .. 115 PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 6 of 161 Transmitting LFPS USB Mode .. 115 Detecting a beacon PCI Express Mode .. 116 Detecting Low Frequency Periodic Signaling USB Mode .. 116 Clock Tolerance Compensation .. 117 Error Detection .. 119 8B/10B Decode Errors .. 120 Disparity Errors .. 120 Elastic Buffer Errors .. 121 Elastic Buffer Reset .. 122 Loopback .. 122 Polarity Inversion PCI Express and USBM odes .. 124 Setting negative disparity (PCI Express Mode) .. 124 Electrical Idle PCI Express Mode .. 125 Link Equalization Evaluation .. 126 Implementation specific timing and selectable parameter support .. 128 Control Signal Decode table PCI Express Mode.

8 137 Control Signal Decode table USB Mode and Converged IO Mode .. 139 Control Signal Decode table SATA Mode .. 139 Required synchronous signal timings .. 140 128b/130b Encoding and Block Synchronization (PCI Express 8 GT/s, 16 GT/s, and 32 GT/s) 140 128b/132b Encoding and Block Synchronization (USB 10 GT/s) .. 142 Message Bus Interface .. 142 General Operational Rules .. 142 Message Bus Operations vs Dedicated Signals .. 143 PCI Express Lane Margining at the Receiver .. 143 9 Sample Operational Sequences .. 147 Active PM L0 to L0s and back to L0 PCI Express Mode .. 147 Active PM to L1 and back to L0 - PCI Express Mode .. 148 Downstream Initiated L1 Substate Entry Using Sideband Mechanism .. 150 Receivers and Electrical Idle PCI Express Mode Example .. 150 Using CLKREQ# with PIPE PCI Express Mode .. 151 Block Alignment .. 152 Message Bus: RX Margining Sequence .. 153 Message Bus: Updating LocalFS/LocalLF and LocalG4FS/LocalG4LF.

9 153 Message Bus: Updating TxDeemph .. 154 Message Bus: Equalization .. 155 Message Bus: BlockAlignControl .. 156 Message Bus: ElasticBufferLocation Update .. 157 10 Multi-lane PIPE PCI Express Mode .. 158 11 Appendix .. 160 DisplayPort AUX Signals .. 160 PHY Interface for PCI Express, SATA, USB , DisplayPort, and Converged IO Architectures, ver 2007-2018 Intel Corporation All rights reserved Page 7 of 161 Table of Figures Figure 2-1: Partitioning PHY Layer for PCI Express .. 14 Figure 2-2 Partitioning PHY Layer for USB .. 15 Figure 2-3. Partitioning PHY Layer for Converged IO .. 16 Figure 3-1. PHY/MAC Interface .. 19 Figure 3-2. DPTX PHY/MAC Interface .. 20 Figure 3-3. DPRX PHY/MAC Interface .. 20 Figure 4-1: PHY Functional Block Diagram .. 28 Figure 4-2: Transmitter Block Diagram .. 29 Figure 4-3: Transmitter Block Diagram ( GT/s) .. 29 Figure 4-4: Receiver Block Diagram .. 30 Figure 4-5: Receiver Block Diagram ( GT/s) .. 32 Figure 4-6: Clocking Block Diagram.

10 32 Figure 4-7. SerDes Architecture: PHY Transmitter Block Diagram .. 33 Figure 4-8. SerDes Architecture: PHY Receiver Block Diagram .. 34 Figure 5-1: PHY Functional Block Diagram .. 35 Figure 5-2: Transmitter Block Diagram ( , , and GT/s) .. 35 Figure 5-3: Receiver Block Diagram ( , and GT/s) .. 36 Figure 5-4: Clocking Block Diagram .. 37 Figure 6-1. Command Only Message Bus Transaction Timing (NOP, write_ack) .. 66 Figure 6-2. Command+Address Message Bus Transaction Timing (Read) .. 66 Figure 6-3. Command+Data Message Bus Transaction Timing (Read completion) .. 67 Figure 6-4. Command+Address+Data Message Bus Transaction Timing (Write_uncommitted, Write_committed) .. 67 Figure 6-5. Message Bus Transaction Framing .. 68 Figure 7-1. Message Bus Address Space .. 81 Figure 8-1. PCLK as PHY output .. 102 Figure 8-2. PCLK as PHY Input w/PHY owned PLL .. 103 Figure 8-3. PCLK as PHY Input w/External PLL and PHY PLL .. 103 Figure 8-4. PCLK as PHY Input with External PLL.