Example: marketing
Platform Cable USB II - Xilinx
The slave-serial mode and direct SPI are only supported in limited versions of the ISE iMPACT tool. In addition, Platform Cable USB II is op timized for use with the Xilin x Embedded Development Kit, ChipScope Pro Analyzer, and System Generator for DSP. When used with these software tools, the cable provides a connection to embedded target
Tags:
Information
Domain:
Source:
Link to this page:
Documents from same domain
Platform Flash In-System Programmable …
www.xilinx.comPlatform Flash In-System Programmable Configuration PROMs DS123 (v2.19) June 6, 2016 www.xilinx.com Product Specification 2 R When the FPGA is in Master Serial mode, it generates a
Zynq-7000 All Programmable SoC Software …
www.xilinx.comZynq-7000 All Programmable SoC Software Developers Guide UG821 (v12.0) September 30, 2015
Zynq-7000 SoC Data Sheet: Overview (DS190) - All …
www.xilinx.comZynq-7000 SoC Data Sheet: Overview DS190 (v1.11.1) July 2, 2018 www.xilinx.com Product Specification 3 Programmable Logic Xilinx 7 Series Programmable Logic
7 Series FPGAs Data Sheet: Overview (DS180)
www.xilinx.com7 Series FPGAs Data Sheet: Overview DS180 (v2.6) February 27, 2018 www.xilinx.com Product Specification 2 Spartan-7 FPGA Feature Summary Table 2: Spartan-7 FPGA Feature Summary by Device
Accelerating OpenCV Applications with Zynq-7000 …
www.xilinx.comReference Design XAPP1167 (v3.0) June 24, 2015 www.xilinx.com 2 The design flow for this application note generally follows the steps below: 1. Develop and execute an OpenCV application on Desktop.
Product Obsolete/Under Obsolescence …
www.xilinx.comEfficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators 2 XAPP 052 July 7,1996 (Version 1.1) Divide-By 5 to 16 Counter in Two CLBs
XILINX ARTIX-7 FPGAS: A NEW PERFORMANCE …
www.xilinx.comKey Capability Overview . Smallest Package • Low-cost, wire-bond, chip-scale BGA packaging • Available in a 10x10mm package for maximum system integration
Spartan-3AN FPGA Family Data Sheet (DS557) - Xilinx
www.xilinx.comSpartan-3AN FPGA Family: Introduction and Ordering Information DS557 (v4.2) June 12, 2014 www.xilinx.com Product Specification 3 Architectural Overview
Xilinx XAPP1113 Designing Efficient Digital Up and …
www.xilinx.comIntroduction XAPP1113 (v1.0) November 21, 2008 www.xilinx.com 2 R • DDC design files for multi-channel MRI, targeting both Virtex-5 and Spartan®-DSP
Xilinx DS060 Spartan and Spartan-XL FPGA …
www.xilinx.comSpartan and Spartan-XL FPGA Families Data Sheet 2 www.xilinx.com DS060 (v2.0) March 1, 2013 Product Specification R Product Obsolete/Under Obsolescence General Overview Spartan series FPGAs are implemented with a regular, flex-
Related documents
Arduino Nano - Farnell
www.farnell.comSerial: 0 (RX) and 1 (TX). Used to receive (RX) and transmit (TX) TTL serial data. These pins are connected to the corresponding pins of the FTDI USB-to-TTL Serial chip. External Interrupts: 2 and 3. These pins can be configured to trigger an interrupt on a low value, a rising or falling edge, or a change in value.
2-Wire Serial EEPROM AT24C32 AT24C64 - Microchip …
ww1.microchip.com1 Features • Low-Voltage and Standard-Voltage Operation – 2.7 (V CC = 2.7V to 5.5V) – 1.8 (V CC = 1.8V to 5.5V) • Low-Power Devices (ISB = 2 µA at 5.5V) Available • Internally Organized 4096 x 8, 8192 x 8 • 2-Wire Serial Interface • Schmitt Trigger, Filtered Inputs for Noise Suppression • Bidirectional Data Transfer Protocol • 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz …
Low-density access line, ARM®-based 32 bit MCU with 16 or ...
www.st.com– Serial wire debug (SWD) and JTAG interfaces • DMA – 7-channel DMA controller – Peripherals supported: timers, ADC, SPIs, I2Cs and USARTs • 1 × 12-bit, 1 µs A/D converter (up to 16 channels) – Conversion range: 0 to 3.6 V – Temperature sensor • Up to 51 fast I/O ports – 26/37/51 I/Os, all mappable on 16 external
Cisco NetFlow Configuration
www.cisco.comMod Submodule Model Serial No. Hw Status 1. Netflow Services Card WS-F4531 JAB062209CG 0.2 Ok 2. Netflow Services Card WS-F4531 JAB062209CG 0.2 Ok Best Practice / Highlights Cisco IOS NetFlow Configuration Guide Cisco 6500 & 7600 NetFlow Configuration Guide Catalyst 4500 NetFlow Configuration Guide Cisco 3850 NetFlow Configuration Guide Cisco ...
Medium-density access line, ARM® -based 32-bit MCU with …
www.st.com– Serial wire debug (SWD) and JTAG interfaces DMA – 7-channel DMA controller – Peripherals supported: timers, ADC, SPIs, I2Cs and USARTs 1 × 12-bit, 1 µs A/D converter (up to 16 channels) – Conversion range: 0 to 3.6 V – Temperature sensor Up to 80 fast I/O ports – 26/37/51/80 I/Os, all mappable on 16