Transcription of Intel® MAX® 10 FPGA Device Datasheet
{{id}} {{{paragraph}}}
Intel MAX 10 FPGA Device Datasheet Subscribe M10- Datasheet | Send Feedback Latest document on the web: PDF | HTML. Contents Contents Intel MAX 10 FPGA Device 3. Electrical 3. Operating 4. Switching Core Performance Periphery Performance 35. Configuration 57. JTAG Timing 58. Remote System Upgrade Circuitry Timing 59. User Watchdog Internal Circuitry Timing Uncompressed Raw Binary File (.rbf) 59. Internal Configuration 60. Internal Configuration Timing 61. I/O 61. Programmable IOE 62. Programmable IOE Delay On Row 62. Programmable IOE Delay for Column 64.
Symbol Parameter Min Max Unit VCCD_PLL Supply voltage for PLL regulator (digital) –0.5 1.63 V VCCA_ADC Supply voltage for ADC analog block –0.5 3.41 V VCCINT Supply voltage for ADC digital block –0.5 1.63 V Absolute Maximum Ratings Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices Symbol Parameter Min Max Unit
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}