I2C bus specifications - CERN
The I2C Bus Topology for the PS and 2S is shown in Figure 1. The optical link communication ASIC; namely the lpGBT (low power GigaBit Transceiver) is equipped with two independent I2C master interfaces that realize two independent I2C busses. The lpGBT I2C master interface is the only master interface permitted to connect on the bus.
Download I2C bus specifications - CERN
Information
Domain:
Source:
Link to this page:
Related documents
MCP2221 USB 2.0 to I2C/UART Protocol Converter with GPIO
ww1.microchip.comI2C/SMBus • The Device Runs as an I2C Master. The Data to Write/Read on the I2C Bus is Conveyed by the USB Interface •I2C Master - Up to 400 kHz Clock Rate - Supports 7-Bit or 10-Bit Addressable Devices; 10-Bit Addressable Devices are Supported through the PC Host Library - Supports Block Reads/Writes of up to 65,535 Bytes • SMBus Master
MCP23016 16-Bit I2C I/O Expander - Microchip Technology
ww1.microchip.comDec 08, 2006 · master that an input state has changed. The interrupt capture register captures port value at this time. The Power-on Reset sets the registers to their default val-ues and initializes the device state machine. Three device inputs (A0 - A2) determine the I2C address and allow up to eight I/O expander devices to share the same I2C bus. 1.1 Pin ...
What is TWI? How to Configure the TWI for I2C …
ww1.microchip.comprogrammable as a master or slave. The following table provides the features of the TWI compared to the standard I2C specification. Table 1. TWI Compatibility with I2C Standard Standard I2C TWI 7-bit or 10-bit Slave addressing, repeated Start (Sr) Condition, ACK and NACK management, multimaster capability, clock stretching Supported
AN-686 APPLICATION NOTE - Analog Devices
www.analog.comI2C state machine will determine the effectiveness of the clocking approach.) The method is quite simple. It is the master’s job to recover the bus and restore control to the main program. When the master detects the SDA line stuck in the low state, it merely needs to send some additional clocks and gener-ate a STOP condition.
Automotive Audio Bus A2B Transceiver …
www.analog.commaster A2B transceiver is programmable over a control port (I2C) for configuration and read back. An extension of the con-trol port protocol is embedded in the A2B data stream, which grants direct access of registers and status information on slave transceivers as well as I 2C to I C communication over distance.
AN262 PCA954X Family of I²C Multiplexers - NXP
www.nxp.comAN10216-01 I2C Manual OVERVIEW Description Philips Semiconductors developed the I2C bus over 20 years ago and has an extensive collection of specific use and general purpose devices. This application note was developed from the 3 hour long I2C Overview TecForum presentation at DesignCon 2003 in San Jose, CA on 27 January 2003 and provides a broad overview of how …
PCAL6524 - Ultra low-voltage translating 24-bit Fm+ I2C ...
www.nxp.comSDA A2 30 I/O Serial data line. Connect to VDD(I2C-bus) through a pull-up resistor. VDD(I2C-bus) A1 31 power supply Supply voltage of I2C-bus. Connect directly to the VDD of the external I2C-bus master. Provides voltage-level translation. INT C4 32 O Interrupt output. Connect to VDD(I2C-bus) or VDD(P) through a pull-up resistor.
FUSB302B - FUSB302B Programmable USB Type‐C Controller …
www.onsemi.comI2C/ Registers VBUS INT_N I2C_SDA I2C_SCL GND USB_3.1 1 USB_3.1 2 GND GND RX2+ TX2+ RX2− TX2− VBUS SBU1 CC2 D− D+ D+ D− CC1 SBU2 VBUS TX1− RX1− TX1+ RX1+ FUSB340 USB 3.1 2:1 Switch TYPE−C FUSB302B 3.0V REG GND VBUS VDD VCONN Processor OVP CHARGER BAT Dual−Role Detection Auto Toggle Switch Matrix CC Detection …
PCF8574 Remote 8-Bit I/O Expander for I2C Bus datasheet ...
www.ti.comI2C or SMBus Master (e.g. Processor) Peripheral Devices RESET, ENABLE, or control inputs INT or status outputs LEDs SDA SCL INT A0 A1 A2 GND VCC P0 P1 P2 P3 P4 P5 P6 P7 Product Folder Sample & Buy Technical Documents Tools & Software Support & Community