Example: dental hygienist
Intel SGX Explained

Intel SGX Explained

Back to document page

enclave code does not directly service an interrupt, fault (e.g., a page fault) or VM exit. Instead, the CPU first per-forms an Asynchronous Enclave Exit (x5.4.3) to switch from enclave code to ring 3 code, and then services the interrupt, fault, or VM exit. The CPU performs an AEX by saving the CPU state into a predefined area inside the

  Intel, Valences, Intel sgx

Download Intel SGX Explained


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries