LOGIC GATES (PRACTICE PROBLEMS) - Free GATE ECE 2017 ...
NAND gate satisfies the condition but EX-OR gates does not as it gives 0 output for the same inputs. Option (b) is the correct choice where both gates satisfy the given condition. 3. A locker has been rented in the bank. Express the process of opening the locker in
Download LOGIC GATES (PRACTICE PROBLEMS) - Free GATE ECE 2017 ...
Information
Domain:
Source:
Link to this page:
Documents from same domain
Antennas - GATEstudy.com
www.gatestudy.comAntennas 1. For a dipole antenna (a) The radiation intensity is maximum along the normal to the dipole ... lines of magnetic flux are continuous (closed loops) ... Thus Option (c) 4. The radiation resistance of a circular loop of one turn is 0.01Ω. The radiation resistance of five turns of such a loop will be (a) 0.002 Ω (b) 0.01 Ω (c) 0.05 Ω
Transmission Lines - GATEstudy.com
www.gatestudy.comSoln. For quarter wave transformer ( ⁄4) = = (short circuit) = =∞ (open circuit) The current drawn from the voltage source = = ∞ = Option (a) 3. The capacitance per unit length and the characteristic impedance of a lossless transmission line are C and Z 0 respectively. The velocity of a travelling wave on the transmission line is
Bipolar Junction Transistor (BJT) Basics- GATE Problems
www.gatestudy.com(c) Unipolar junction transistors (d) Junction field – effect transistors [GATE 1995] Soln. Ebers Moll model is one of classical models of BJT for small signals. This model is based on interacting diode junctions and is applicable to any transistor operating modes Option (a)
Related documents
LADDER LOGIC - Sharif
ee.sharif.eduFrom the switches to the coil of CR1, the logical function is that of a NAND gate. CR1's normally-closed contact provides one final inversion to turn the NAND function into an AND function. • REVIEW: • Parallel contacts are logically equivalent to an OR gate. • Series contacts are logically equivalent to an AND gate.
The basic logic gates arethe inverter (or NOT gate), the ...
www.ee.ic.ac.ukNAND gate, we can build the three basic logic operators: NOT, AND and OR. As a result, we can build ANY logic circuit and implement any Boolean expression. Taken to limit, give me as many NAND gate as I want, in theory I can build a Pentium processor. This shows the universality of the NAND gate. Similarly, one can do the same for NOR gates.
Quad 2-input NAND gate - Nexperia
assets.nexperia.comQuad 2-input NAND gate Rev. 9 — 22 October 2021 Product data sheet 1. General description The 74HC00; 74HCT00 is a quad 2-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 to 6.0 V
Lecture Notes for Digital Electronics - University of Oregon
pages.uoregon.eduNote that an INV gate can not be made from OR or AND gates. For this reason the OR and AND gates are not universal. So for example, no combination of AND gates can be combined to substitute for a NOR gate. However, the NAND and NOR gates are universal. 2.2.3 DeMorgan Perhaps the most interesting of the Boolean identities are the two known as ...
EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS
www.classe.cornell.eduConsider the NAND gate in Figure 3.4, connected as a NOT gate. The input waveform, Vin, is a non-ideal pulse. When the input signal goes HIGH, the output will go LOW after the turn-on delay time tPHL. The figure illustrates the turn-on delay for a non-ideal output pulse. The typical turn-on delay for a standard series TTL NAND gate is 7 ns.
MC14001B - B-Suffix Series CMOS Gates
www.onsemi.comMC14001B Quad 2−Input NOR Gate MC14011B Quad 2−Input NAND Gate MC14023B Triple 3−Input NAND Gate MC14025B Triple 3−Input NOR Gate MC14071B Quad 2−Input OR Gate MARKING DIAGRAMS SOIC−14 D SUFFIX CASE 751A TSSOP−14 DT SUFFIX CASE 948G 1 14 140xxBG AWLYWW 14 0xxB ALYW 1 14 xx = Specific Device Code A = Assembly Location …