Example: tourism industry

DS28EC20 20Kb 1-Wire EEPROM - Maxim Integrated

DS28EC20 . 20Kb 1-Wire EEPROM . GENERAL DESCRIPTION FEATURES. The DS28EC20 is a 20480-bit, 1-Wire EEPROM 20480 Bits of Nonvolatile (NV) EEPROM . organized as 80 memory pages of 256 bits each. An Partitioned into Eighty 256-Bit Pages additional page is set aside for control functions. Individual 8-Page Groups of Memory Pages Data is written to a 32-byte scratchpad, verified, and (Blocks) can be Permanently Write protected or then copied to the EEPROM memory. As a special Put in OTP EPROM-Emulation Mode ("Write to 0"). feature, blocks of eight memory pages can be write Read and Write Access Highly Backward- protected or put in EPROM-Emulation mode, where Compatible to Legacy Devices ( , DS2433). bits can only be changed from a 1 to a 0 state.

protected or put in EPROM-Emulation mode, where bits can only be changed from a 1 to a 0 state. The DS28EC20 communicates over the singleconductor - 1-Wire bus. The communication follows the standard 1-Wire protocol. Each device has its own unalterable and unique 64bit ROM registration number. The - registration number is used to address the ...

Tags:

  Protected

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Transcription of DS28EC20 20Kb 1-Wire EEPROM - Maxim Integrated

1 DS28EC20 . 20Kb 1-Wire EEPROM . GENERAL DESCRIPTION FEATURES. The DS28EC20 is a 20480-bit, 1-Wire EEPROM 20480 Bits of Nonvolatile (NV) EEPROM . organized as 80 memory pages of 256 bits each. An Partitioned into Eighty 256-Bit Pages additional page is set aside for control functions. Individual 8-Page Groups of Memory Pages Data is written to a 32-byte scratchpad, verified, and (Blocks) can be Permanently Write protected or then copied to the EEPROM memory. As a special Put in OTP EPROM-Emulation Mode ("Write to 0"). feature, blocks of eight memory pages can be write Read and Write Access Highly Backward- protected or put in EPROM-Emulation mode, where Compatible to Legacy Devices ( , DS2433). bits can only be changed from a 1 to a 0 state.

2 The 256-Bit Scratchpad with Strict Read/Write DS28EC20 communicates over the single-conductor Protocols Ensures Integrity of Data Transfer 1-Wire bus. The communication follows the standard 200k Write/Erase Cycle Endurance at +25 C. 1-Wire protocol. Each device has its own unalterable Unique Factory-Programmed 64-Bit Registration and unique 64-bit ROM registration number. The Number Ensures Error-Free Device Selection registration number is used to address the device in and Absolute Part Identity a multidrop 1-Wire net environment. Switchpoint Hysteresis and Filtering to Optimize Performance in the Presence of Noise APPLICATIONS Communicates to Host at or 90kbps Device Authentication Using 1-Wire Protocol IEEE Sensor TEDS Low-Cost TO-92 Package Ink/Toner Cartridges Operating Range: 4V to , -40 C to +85 C.

3 Medical Sensors Operating Range: , PCB Identification 0 C to +70 C (Standard Speed only). Wireless Base Stations IEC 1000-4-2 Level 4 ESD Protection ( 8kV. Contact, 15kV Air, Typical) for I/O Pin ORDERING INFORMATION. PART TEMP RANGE PIN-PACKAGE PIN CONFIGURATION. DS28EC20 + -40 C to +85 C 3 TO-92. DS28EC20 +T -40 C to +85 C 3 TO-92, T&R. DS28EC20P+ -40 C to +85 C 6 TSOC. DS28EC20P+T -40 C to +85 C 6 TSOC, T&R. DS28EC20Q+T -40 C to +85 C 6 TDFN, T&R. +Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel. TYPICAL OPERATING CIRCUIT. VCC. RPUP (300 . to ). I/O. DS28EC20 . C. GND. Commands, bytes, and modes are capitalized for clarity. 1-Wire is a registered trademark of Maxim Integrated Products, Inc. 1 of 27 19-6067; Rev 8; 6/21.

4 DS28EC20 : 20Kb 1-Wire EEPROM . ABSOLUTE MAXIMUM RATINGS. I/O Voltage to GND , +6V. I/O Sink Current 20mA. Operating Temperature Range -40 C to +85 C. Junction Temperature +150 C. Storage Temperature Range -55 C to +125 C. Lead Temperature (soldering, 10s) +300 C. Soldering Temperature (reflow). TO-92 +250 C. TSOC, TDFN +260 C. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. SUPPLY ELECTRICAL CHARACTERISTICS.

5 (VPUP = 4V to , TA = -40 C to +85 C, unless otherwise noted.) (Note 1). PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS. I/O PIN GENERAL DATA. 1-Wire Pullup Resistance RPUP (Notes 2, 3) k . Input Capacitance CIO (Notes 4, 5) 2000 pF. Input Load Current IL I/O pin at VPUP A. High-to-Low Switching VPUP - VTL (Notes 5, 6, 7) V. Threshold Input Low Voltage VIL (Notes 2, 8) V. Low-to-High Switching VPUP - VTH (Notes 5, 6, 9) V. Threshold Switching Hysteresis VHY (Notes 5, 6, 10) V. Output Low Voltage VOL At 4mA (Note 11) V. Recovery Time Standard speed 5. tREC s (Notes 2, 12) Overdrive speed 5. Rising-Edge Hold-off Time Standard speed tREH s (Notes 5, 13) Overdrive speed Not applicable (0). Timeslot Duration Standard speed 65. tSLOT s (Notes 2, 14) Overdrive speed 11.

6 I/O PIN, 1-Wire RESET, PRESENCE DETECT CYCLE. Standard speed 480 640. Reset-Low Time (Note 2) tRSTL s Overdrive speed 48 80. Presence-Detect High Standard speed 15 60. tPDH s Time Overdrive speed 2 6. Presence-Detect Low Standard speed 60 240. tPDL s Time Overdrive speed 8 24. Presence-Detect Sample Standard speed 60 75. tMSP s Time (Notes 2, 15) Overdrive speed 6 10. I/O PIN, 1-Wire WRITE. Write-0 Low Time Standard speed 60 120. tW0L s (Notes 2, 16, 17) Overdrive speed 6 Write-1 Low Time Standard speed 1 15. tW1L s (Notes 2, 17) Overdrive speed 1 2. I/O PIN, 1-Wire READ. Read-Low Time Standard speed 5 15 - . tRL s (Notes 2, 18) Overdrive speed 2- . Read-Sample Time Standard speed tRL + 15. tMSR s (Notes 2, 18) Overdrive speed tRL + 2 of 27.

7 PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS. EEPROM . Programming Current IPROG (Note 19) mA. Programming Time tPROG (Note 20) 10 ms Write/Erase Cycles At +25 C 200k (Endurance) (Notes 21, NCY . 22) At +85 C (worst case) 50k Data Retention tDR At +85 C (worst case) 40 years (Notes 23, 24, 25). Note 1: Limits are 100% production tested at TA = +25 C and/or TA = +85 C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed. Note 2: System requirement. Note 3: Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system, 1-Wire recovery times, and current requirements during EEPROM programming. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times.

8 For more heavily loaded systems, an active pullup such as that found in the DS2482-x00, DS2480B, or DS2490 may be required. Note 4: Typical value represents the internal parasite capacitance when VPUP is first applied. Once the parasite capacitance is charged, it does not affect normal communication. Note 5: Guaranteed by design, characterization and/or simulation only. Not production tested. Note 6: VTL, VTH, and VHY are a function of the internal supply voltage which is itself a function of VPUP, RPUP, 1-Wire timing, and capacitive loading on I/O. Lower VPUP, higher RPUP, shorter tREC, and heavier capacitive loading all lead to lower values of VTL, VTH, and VHY. Note 7: Voltage below which, during a falling edge on I/O, a logic 0 is detected.

9 Note 8: The voltage on I/O needs to be less or equal to VILMAX at all times the master is driving I/O to a logic 0 level. Note 9: Voltage above which, during a rising edge on I/O, a logic 1 is detected. Note 10: After VTH is crossed during a rising edge on I/O, the voltage on I/O has to drop by at least VHY to be detected as logic 0. Note 11: The I-V characteristic is approximately linear for voltages less than 1V. Note 12: Applies to a single device attached to a 1-Wire line. Note 13: The earliest recognition of a negative edge is possible at tREH after VTH has been reached on the preceding rising edge. Note 14: Defines maximum possible bit rate. Equal to 1/(tW0 LMIN + tRECMIN). Note 15: Interval after tRSTL during which a bus master can read a logic 0 on I/O if there is a DS28EC20 present.

10 The power-up presence detect pulse could be outside this interval but will be complete within 2ms after power-up. Note 16: Highlighted numbers are NOT in compliance with legacy 1-Wire product standards. See comparison table below. Note 17: in Figure 11 represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL to VTH. The actual maximum duration for the master to pull the line low is tW1 LMAX + tF - and tW0 LMAX + tF - , respectively. Note 18: in Figure 11 represents the time required for the pullup circuitry to pull the voltage on I/O up from VIL to the input high threshold of the bus master. The actual maximum duration for the master to pull the line low is tRLMAX + tF. Note 19: Current drawn from I/O during the EEPROM programming interval.


Related search queries