New Verilog-2001 Techniques for Creating Parameterized ...

New verilog - 2001 techniques for creating parameterized Models (or Down With `define and Death of a defparam!). Clifford E. Cummings Sunburst Design, Inc. Abstract 2. verilog Constants Creating reusable models typically requires that In verilog -1995[6], there are two ways to define general-purpose models be written with re-definable constants: the parameter, a constant that is local to a parameters such as SIZE, WIDTH and DEPTH. module and macro definitions, created using the `define With respect to coding Parameterized verilog models, compiler directive. two verilog constructs that are over-used and abused are A parameter, after it is declared, is referenced using the global macro definition (`define) and the infinitely the parameter name. abusable parameter redefinition statement (defparam).

HDLCON 2002 1 New Verilog-2001 Techniques for Creating Parameterized Models Rev 1.2 (or Down With `define and Death of a defparam!) New Verilog-2001 Techniques for Creating Parameterized Models

Loading..

Tags:

  Model, Creating, 2010, Technique, Verilog, Parameterized, 2001 techniques for creating parameterized, Verilog 2001 techniques for creating parameterized models

Information