AN2759: Implementing an Ethernet Interface with the …
MC9S12NE64 Single-Chip Ethernet Solution Implementing an Ethernet Interface with the MC9S12NE64, Rev. 0.2 Freescale Semiconductor 5 Figure 4. Pinout of MC9S12NE64 in 80-Pin TQFP-EP Package Designing with the MC9S12NE64 and Adding an Ethernet Interface The MC9S12NE64 is a single-chip Ethernet solution. Having built-in CPU, FLASH, RAM, MAC, …
Download AN2759: Implementing an Ethernet Interface with the …
Information
Domain:
Source:
Link to this page:
Documents from same domain
AN10441 Level shifting techniques in I2C-bus design
www.nxp.comDocument information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with
AN3234: Washing Machine Three-Phase AC …
www.nxp.comWashing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...
1. General description - nxp.com
www.nxp.com1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical
PCA9570 Remote 4-bit general purpose outputs for 1 MHz …
www.nxp.com1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile
P82B96 Dual bidirectional bus buffer - nxp.com
www.nxp.com1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface
S32K144 EVB Quick Start Guide - NXP Semiconductors
www.nxp.comJ14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the
Three-Phase BLDC Motor Sensorless Control Using …
www.nxp.comThis document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.
AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com
www.nxp.comAN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit
DSP56156 16-Bit Digital Signal Processor - nxp.com
www.nxp.comThe DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-
SAA7706H Car radio Digital Signal Processor (DSP)
www.nxp.comCar radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
Related documents
Ethernet Theory of Operation - Microchip Technology
ww1.microchip.comJan 02, 2008 · MAC Media Access Control: The block responsible for implementing the Media Access Control functions of the Ethernet specification. MAC Address A 6-octet number representing the physical address of the node(s) on an Ethernet network. Every Ethernet frame contains both a source and destination address, both of which are MAC addresses.
AN 18.6 - SMSC Ethernet Physical Layer Layout Guidelines
ww1.microchip.comSMSC Ethernet Physical Layer Layout Guidelines Revision 0.8 (10-27-08) 6 SMSC AN18.6 APPLICATION NOTE Figure 2.7 Generally, MII/RMII interface signals can be directly routed to the MAC, however series termination resistors may be included on RXCLK, TXCLK, and all other RX MII or RMII interface signals for
How do I configure the wireless printer using a USB or ...
www.brother-usa.comFor Ethernet cable users, go to STEP 14. 12. Choose Temporarily use a USB cable (Recommended) and then click Next. 13. Temporarily connect the USB cable (not included) directly to the computer and the machine. Go to STEP 17. 14. Choose Temporarily use an Ethernet (LAN) cable and then click Next. 15. Remove the protective cap from the LAN ...
Innovations in Ethernet Encryption (802.1AE - MACsec) for ...
www.cisco.comAs shown in Figure 2, MACsec, as the name implies, is MAC layer or link layer encryption and offers encryption equal to that of the Ethernet port rates (1/10/40/100Gbps) bidirectionally regardless of the packet size, executing the encryption function in the physical layer (PHY) of the Ethernet port. Unlike IPsec, which is typically performed
Configuring the MAC Address Table - Cisco
www.cisco.comswitch(config)# mac-address-table static 12ab.47dd.ff89 vlan 3 interface ethernet 2/1 To delete a static MAC address, perform this task: You can use the mac-address-table static command to assign a static MA C address to a virtual interface. Configuring the Aging Time for the MAC Table
arris.com NVG468MQ Ethernet Voice Gateway
www.commscope.com• Four Gigabit Ethernet ports for high -speed home networking • Concurrent Wi-Fi support for 802.11ac on 5 GHz and 802.11 b/g/n on 2.4 GHz • Primary line VoIP telephone service • Proven, robust ARRIS 9x software platform NVG468MQ Ethernet …
Cisco Industrial Ethernet 2000 Series Switches Data Sheet
www.industrialnetworking.comCisco Industrial Ethernet 2000 Series Switches Product Overview The Cisco® Industrial Ethernet 2000 (IE 2000) Series is a range of compact, ruggedized access switches that handle security, voice, and video traffic across industrial networks. …
Multi-Gigabit Enterprise Client Connectivity
www.marvell.comScalable mGig Multi-Gigabit Ethernet Controller Network Host PCI Express Gen3 x4 or Gen2 x4 10G/5G/2.5G/1G/100M 5-Speed Ethernet PHY Ethernet MAC SMBus CPU SPI Data RAM Packet Filter Scheduler Tx + Rx Buffer Rx DMA Tx DMA Instr. RAM Rx Offloads Tx Offloads
Alaska® 88E1510/88E1518/88E1512/88E1514 Datasheet - Public
www.marvell.comEthernet MAC Alaska® 88E1512/ 88E1514 Device RJ-45 Media Type - 10BASE-T - 100BASE-TX Integrated Passive Termination Magnetics - 1000BASE-T MAC Interface – RGMII SERDES/ 10/100/1000 Mbps SGMII Ethernet MAC Alaska® 88E1512 Device Fiber Optics Media Type - 1000BASE-X - 100BASE-FX Integrated Passive Termination - SFP MAC Interface – RGMII ...
10 Gigabit Ethernet Subsystem v3 - Xilinx
www.xilinx.comThe 10G Ethernet subsystem provides 10 Gb/s Ethernet MAC, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) transmit and receive functionality over an AXI4-Stream interface. The subsystem is designed to interface with a 10GBASE-R