Example: bankruptcy

PM0214 Programming manual - STMicroelectronics

March 2020PM0214 Rev 101/2621PM0214 Programming manualSTM32 Cortex -M4 MCUs and MPUs Programming manualIntroductionThis Programming manual provides information for application and system-level software developers. It gives a full description of the STM32 Cortex -M4 processor Programming model, instruction set and core peripherals. The applicable products are listed in the table below. The Cortex -M4 processor used in STM32F3 Series, STM32F4 Series, STM32G4 Series, STM32H745/755 and STM32H747/757 Lines, STM32L4 Series, STM32L4+ Series, STM32WB Series, STM32WL Series and STM32MP1 Series, is a high performance 32-bit processor designed for the microcontroller and microprocessor market.

Programming manual STM32 Cortex®-M4 MCUs and MPUs programming manual Introduction This programming manual provides information for application and system-level software developers. It gives a full description of the STM32 Cortex®-M4 processor programming model, instruction set and core peripherals. The applicable products are listed …

Tags:

  Manual, Programming, Programming manual

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Transcription of PM0214 Programming manual - STMicroelectronics

1 March 2020PM0214 Rev 101/2621PM0214 Programming manualSTM32 Cortex -M4 MCUs and MPUs Programming manualIntroductionThis Programming manual provides information for application and system-level software developers. It gives a full description of the STM32 Cortex -M4 processor Programming model, instruction set and core peripherals. The applicable products are listed in the table below. The Cortex -M4 processor used in STM32F3 Series, STM32F4 Series, STM32G4 Series, STM32H745/755 and STM32H747/757 Lines, STM32L4 Series, STM32L4+ Series, STM32WB Series, STM32WL Series and STM32MP1 Series, is a high performance 32-bit processor designed for the microcontroller and microprocessor market.

2 It offers significant benefits to developers, including: Outstanding processing performance combined with fast interrupt handling Enhanced system debug with extensive breakpoint and trace capabilities Efficient processor core, system and memories Ultra-low power consumption with integrated sleep modes Platform security Reference documentsAvailable from STMicroelectronics web site : Datasheets of STM32F3 Series, STM32F4 Series, STM32G4 Series, STM32H745/755 and STM32H747/757 Lines, STM32L4 Series, STM32L4+ Series, STM32MP1 Series, STM32WB Series and STM32WL Series Reference manuals of STM32F3 Series, STM32F4 Series, STM32G4 Series, STM32H745/755 and STM32H747/757 Lines, STM32L4 Series, STM32L4+ Series, STM32MP1 Series, STM32WB Series and STM32WL SeriesTable 1.

3 Applicable productsTypeProduct Series and LinesMicrocontrollersSTM32F3 Series, STM32F4 Series, STM32G4 Series, STM32L4 Series, STM32L4+ Series, STM32WB Series, STM32WL SeriesSTM32H745/755 and STM32H747/757 LinesMicroprocessorsSTM32MP1 Rev 10 Contents1 About this document .. conventions .. of abbreviations for registers .. the STM32 Cortex-M4 processor and core peripherals .. level interface .. configurable debug .. processor features and benefits summary .. core peripherals .. 162 The Cortex-M4 processor .. model .. mode and privilege levels for software execution .. registers .. and interrupts .. types.

4 Cortex microcontroller software interface standard (CMSIS) .. model .. regions, types and attributes .. system ordering of memory accesses .. of memory accesses .. ordering of memory accesses .. endianness .. primitives .. hints for the synchronization primitives .. model .. states .. types .. handlers .. table .. priorities .. priority grouping .. entry and return .. 42PM0214 Rev 103 handling .. types .. escalation and hard faults .. status registers and fault address registers .. management .. sleep mode .. from sleep mode .. event input / extended interrupt and event input.

5 Management Programming hints .. 493 The STM32 Cortex-M4 instruction set .. set summary .. intrinsic functions .. the instruction descriptions .. when using PC or SP .. second operand .. operations .. alignment .. expressions .. execution .. width selection .. access instructions .. and STR, immediate offset .. and STR, register offset .. and STR, unprivileged .. , PC-relative .. and STM .. and POP .. and STREX .. data processing instructions .. , ADC, SUB, SBC, and RSB .. , ORR, EOR, BIC, and ORN .. 85 ContentsPM02144/262PM0214 Rev , LSL, LSR, ROR, and RRX .. and CMN .. and MVN.

6 , REV16, REVSH, and RBIT .. and SADD8 .. and SHADD8 .. and SHSAX .. and SHSUB8 .. and SSUB8 .. and SSAX .. and TEQ .. and UADD8 .. and USAX .. and UHADD8 .. and UHSAX .. and UHSUB8 .. and USUB8 .. and divide instructions .. , MLA, and MLS .. , UMAAL and UMLAL .. and SMLAW .. and SMLALD .. and SMLSLD .. and SMMLS .. and SMUSD .. and SMULW .. , UMLAL, SMULL, and SMLAL .. and UDIV .. instructions .. and USAT .. 126PM0214 Rev 105 and USAT16 .. and QSUB .. and QSAX .. and QDSUB .. and UQSAX .. and UQSUB .. and unpacking instructions .. and PKHTB.

7 And UXT .. and UXTA .. instructions .. and BFI .. and UBFX .. and UXT .. and control instructions .. , BL, BX, and BLX .. and CBNZ .. and TBH .. instructions .. , VCMPE .. , VCVTR between floating-point and integer .. between floating-point and fixed-point .. , VCVTT .. , VFMS .. , VFNMS .. VLDM .. VLDR .. VLMA, VLMS .. VMOV immediate .. VMOV register .. VMOV scalar to Arm core register .. VMOV Arm core register to single precision .. VMOV two Arm core registers to two single precision .. 167 ContentsPM02146/262PM0214 Rev VMOV Arm Core register to scalar.

8 VMRS .. VMSR .. VMUL .. VNEG .. VNMLA, VNMLS, VNMUL .. VPOP .. VPUSH .. VSQRT .. VSTM .. VSTR .. VSUB .. instructions .. SVC .. WFE .. WFI .. 1924 Core peripherals .. the STM32 Cortex-M4 core peripherals .. protection unit (MPU) .. access permission attributes .. mismatch .. an MPU region .. design hints and tips .. type register (MPU_TYPER) .. control register (MPU_CTRL) .. region number register (MPU_RNR) .. region base address register (MPU_RBAR) .. 203PM0214 Rev 107 region attribute and size register (MPU_RASR) .. register map.

9 Vectored interrupt controller (NVIC) .. the Cortex-M4 NVIC registers using CMSIS .. set-enable register x (NVIC_ISERx) .. clear-enable register x (NVIC_ICERx) .. set-pending register x (NVIC_ISPRx) .. clear-pending register x (NVIC_ICPRx) .. active bit register x (NVIC_IABRx) .. priority register x (NVIC_IPRx) .. trigger interrupt register (NVIC_STIR) .. and pulse interrupts .. design hints and tips .. register map .. control block (SCB) .. control register (ACTLR) .. base register (CPUID) .. control and state register (ICSR) .. table offset register (VTOR) .. interrupt and reset control register (AIRCR).

10 Control register (SCR) .. and control register (CCR) .. handler priority registers (SHPRx) .. handler control and state register (SHCSR) .. fault status register (CFSR; UFSR+BFSR+MMFSR) .. fault status register (UFSR) .. fault status register (BFSR) .. management fault address register (MMFSR) .. fault status register (HFSR) .. management fault address register (MMFAR) .. fault address register (BFAR) .. fault status register (AFSR) .. control block design hints and tips .. register map .. timer (STK) .. control and status register (STK_CTRL) .. reload value register (STK_LOAD) .. 248 ContentsPM02148/262PM0214 Rev current value register (STK_VAL).


Related search queries