1. General description - NXP
mode and MIFARE higher transfer speed communication at 212 kbit/s and 424 kbit/s Supports contactless communication according to the FeliCa protocol at 212 kbit/s and 424 kbit/s Integrated RF interface for NFCIP-1 up to 424 kbit/s Possibility to communicate on th e RF interface above 424 kbit /s using external analog components
Download 1. General description - NXP
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Advertisement
Documents from same domain
AN10441 Level shifting techniques in I2C-bus design
www.nxp.comDocument information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with
Notes, Applications, Levels, Technique, Shifting, Application note, An10441 level shifting techniques in, An10441
AN3234: Washing Machine Three-Phase AC …
www.nxp.comWashing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...
1. General description - nxp.com
www.nxp.com1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical
General, Descriptions, General description, General description nxp
PCA9570 Remote 4-bit general purpose outputs for 1 MHz …
www.nxp.com1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile
General, Purpose, Remote, Output, General purpose, Pca9570 remote 4 bit general purpose outputs for, Pca9570
P82B96 Dual bidirectional bus buffer - nxp.com
www.nxp.com1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface
S32K144 EVB Quick Start Guide - NXP Semiconductors
www.nxp.comJ14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the
Three-Phase BLDC Motor Sensorless Control Using …
www.nxp.comThis document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.
Phases, Using, Control, Motor, Three, Sensorless, Brushless, Brushless dc, Three phase brushless dc, Motor sensorless control using
AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com
www.nxp.comAN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit
DSP56156 16-Bit Digital Signal Processor - nxp.com
www.nxp.comThe DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-
Processor, Processing, Signal, Digital, Digital signal processing, Digital signal processor
SAA7706H Car radio Digital Signal Processor (DSP)
www.nxp.comCar radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
Processor, Radio, Signal, Digital, Car radio digital signal processor
Related documents
AT24C512C rev B Data Sheet - Microchip Technology
ww1.microchip.comAT24C512C I²C-Compatible (Two-Wire) Serial EEPROM 512‑Kbit (65,536 x 8) Features • Low-Voltage and Standard-Voltage Operation: – VCC = 1.7V to 3.6V – VCC = 2.5V to 5.5V • Internally Organized as 65,536 x 8 (512K)
AT24C01C/AT24C02C Data Sheet - Microchip Technology
ww1.microchip.comAT24C01C/AT24C02C I²C-Compatible (Two-Wire) Serial EEPROM 1‑Kbit (128 x 8), 2‑Kbit (256 x 8) Features • Low-Voltage Operation: – VCC = 1.7V to …
ICODE SLIX2 2.5 kbit user memory size SL2S2602
www.nxp.com• 2.5 kbit user memory size • Flexible user memory segmentation with separate access conditions • Password protected on-chip service cycle counter 1.1 Contactless energy and data transfer Whenever connected to a very simple and easy-to-produce type of antenna (as a result
4-Kbit serial I²C bus EEPROM - STMicroelectronics
www.st.comThe M24C04 is a 4-Kbit I. 2. C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 512 × 8 bits. The M24C04-W can be accessed with a supply voltage from 2.5 V to 5.5 V, the M24C04-R can be accessed with a supply voltage from 1.8 V to 5.5 V, and the M24C04-F can be accessed with a supply voltage from 1.6 V to 5.5 V.
16-Kbit, 8-Kbit, 4-Kbit, 2-Kbit and 1-Kbit (8-bit or 16 ...
www.st.comKbit), M93C56 (2 Kbit), M93C66 (4 Kbit), M93C76 (8 Kbit) and M93C86 (16 Kbit) are Electrically Erasable PROgrammable Memory (EEPROM) devices accessed through the MICROWIRE™ bus protocol. The memory array can be configured either in bytes (x8b) or in …
Spartan-3A FPGA Family Data Sheet (DS529)
www.xilinx.comconsists of several 18-Kbit RA M blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XC3S50A has DCMs only at the top, while the …