AN3353 Application note - STMicroelectronics
test methods, and the specified levels are most of the time the maximum standard levels. ... ESD test bench for STMicroelectronics protection devices Our device is soldered on a dedicated PCB as shown in Figure 3. A 2 mm female banana plug is connected to the ground plane of the PCB. This plug, through the bleeder resistors (2
Notes, Applications, Tests, Methods, Test methods, An3353 application note, An3353, Esd test
Download AN3353 Application note - STMicroelectronics
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Advertisement
Documents from same domain
Low-power dual operational amplifier - st.com
www.st.comFebruary 2016 DocID2471 Rev 17 1/24 This is information on a product in full production. www.st.com LM2904, LM2904A Low-power dual operational amplifier
AN3128 Application note - st.com
www.st.comJune 2011 Doc ID 16918 Rev 5 1/105 AN3128 Application note STM32 embedded graphic objects/touchscreen library Introduction This library is a firmware package which contains a collection of routines, data structures,
AN4767 Application note - st.com
www.st.comDocID028380 Rev 2 7/16 AN4767 Dual bank use cases 15 With dual bank, all the manipulation with the other bank is just another task of the main program.
AN3155 Application note - st.com
www.st.comOctober 2016 DocID17066 Rev 7 1/37 1 AN3155 Application note USART protocol used in the STM32 bootloader Introduction This application note describes the USART protocol used in the STM32 microcontroller
USB Power Delivery and Type-C - st.com
www.st.comUSB Type -C Overview USB Power Delivery specification introduces USB Type-C receptacle, plug and cable; they provide a smaller, thinner and more robust alternative to existing USB interconnect.
Datasheet - L78 - Positive voltage regulator ICs - …
www.st.comTO- 2 2 0 TO-2 2 0 F P DPAK D² PAK Features • Output current up to 1.5 A • Output voltages of 5; 6; 8; 8.5; 9; 12; 15; 18; 24 V • Thermal overload protection
AN2867 Application note - st.com
www.st.comMay 2017 DocID15287 Rev 11 1/43 1 AN2867 Application note Oscillator design guide for STM8AF/AL/S and STM32 microcontrollers Introduction Many designers know oscillators based on Pierce-Gate topology (hereinafter referred to as
AN4776 Application note - st.com
www.st.comMay 2017 DocID028459 Rev 2 1/73 1 AN4776 Application note General-purpose timer cookbook Introduction The timer peripheral is part of …
120-volt, 100-watt, DMOS audio amplifier with mute …
www.st.comSeptember 2010 Doc ID 6744 Rev 8 1/21 21 TDA7293 120-volt, 100-watt, DMOS audio amplifier with mute and standby Features Multipower BCD technology Very high operating voltage range (±50 V)
Electronic transformer for a 12V halogen lamp - …
www.st.comAPPLICATION NOTE AN528/0999 1/4 ELECTRONIC TRANSFORMER FOR A 12V HALOGEN LAMP by P. Fichera, R. Scollo 1. INTRODUCTION Lighting that uses halogen lamps is commonly found
Related documents
PESD1CAN CAN bus ESD protection diode
assets.nexperia.comCAN bus ESD protection diode Fig 7. ESD clamping test setup and waveforms 006aaa259 50 Ω RZ CZ D.U.T. (Device Under Test) vertical scale = 200 V/div horizontal scale = 50 ns/div unclamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) clamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) unclamped −1 kV ESD voltage waveform (IEC ...
1756 ControlLogix I/O Specifications
literature.rockwellautomation.com6 Rockwell Automation Publication 1756-TD002M-EN-E - December 2019 1756 ControlLogix I/O Specifications On-state current, min 5 mA @ 74V AC On-state current, max 16 mA @ 132V AC Inrush current, max 250 mA Input impedance, max 8.25 kΩ @ 132V AC, 60 Hz
FAILURE MECHANISM BASED STRESS TEST QUALIFICATION …
www.aecouncil.comMIL-STD-750 Test Methods for Semiconductor Devices 1.2.2 Industrial UL-STD-94 Test for Flammability of Plastic Materials of Parts in Devices and Appliances. JEDEC JESD-22 Reliability Test Methods for Packaged Devices J-STD-002 Solderability Tests for Component Leads, Terminations, Lugs, Terminals and Wires.
Charged Device Model (CDM) – Component Level
www.esd-resource.comdischarge (ESD) sensitivity of components to the defined charged device model (CDM). 1.2 Purpose The purpose of this document is to establish a test method that simulates CDM failures and provides reliable and repeatable results from tester to tester. This will allow accurate comparisons of component CDM ESD sensitivity levels.
Devices, Model, Tests, Component, Levels, Charged, Charged device model, Component level
PESD1LIN LIN-bus ESD protection diode - Nexperia
assets.nexperia.comLIN-bus ESD protection diode Fig 5. ESD clamping test setup and waveforms 006aaa166 50 Ω RZ CZ vertical scale = 200 V/div horizontal scale = 50 ns/div unclamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) clamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) unclamped −1 kV ESD voltage waveform (IEC 61000-4-2 network)
PESD2CAN CAN bus ESD protection diode - Nexperia
assets.nexperia.comCAN bus ESD protection diode Fig 9. ESD clamping test setup and waveforms 006aaa941 50 Ω RZ CZ D.U.T. (Device Under Test) unclamped +8 kV ESD pulse waveform (IEC 61000-4-2 network) clamped +8 kV ESD pulse waveform (IEC 61000-4-2 network), Pin 1 to 3 unclamped −8 kV ESD pulse waveform (IEC 61000-4-2 network) clamped −8 kV ESD voltage waveform
Charged Device Model (CDM) Qualification Issues - JEDEC
www.jedec.org< 250V •Basic ESD control methods with grounding of metallic machine parts and control of insulators + •Process specific measures to reduce the charging of the device OR to avoid a hard discharge (high resistive material in contact with the device leads). V CDM < 125V •Basic ESD control methods with grounding of metallic machine
MIL-STD-750D, Test Methods for Semiconductor Devices
www.navsea.navy.milTest methods numbered 5000 to 5999 inclusive are for high reliability space applications. 1.2.2 Revisions. Revisions are numbered consecutively using a period to separate the test method number and the revision number. For example, 4001.1 is the first revision of test method 4001. 1.3 Method of reference.
MAY 1999 JOINT INDUSTRY STANDARD - Naval Sea Systems …
www.navsea.navy.milCracking Task Group, B-10a, and the JEDEC JC-14.1 Committee on Reliability Test Methods for Packaged Devices.) 1 Foreword The advent of surface mount devices (SMDs) introduced a new class of quality and reliability concerns regarding package cracks and delamination. This document describes the standardized levels of floor life
System, Tests, Methods, Naval, Test methods, Naval sea systems