Data Sheet: MAX 3000A Programmable Logic …
2 Altera Corporation MAX 3000A Programmable Logic Device Family Data Sheet...and More Features PCI compatible Bus–friendly architecture including programmable slew–rate control Open–drain output option Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls Programmable power–saving mode for a power …
Download Data Sheet: MAX 3000A Programmable Logic …
Information
Domain:
Source:
Link to this page:
Documents from same domain
Intel® AMT Configuration Utility User Guide
www.intel.comIntel® AMT Configuration Utility . User Guide . Version 11.0 . Document Release Date: December 17, 2015
Land Grid Array (LGA) Socket and Package …
www.intel.com3. Introduction. In this document, Intel has integrated customer feedback and developed a reference process to serve as a manufacturing enabling solution.
Microcode Revision Guide - intel.com
www.intel.comMicrocode Update Guidance Code Name Product Collection Product Names Vertical Segment CPUID Platform ID OS Update for Q2 Production Status Pre-Mitigation
U.S. Intern Relocation Guide (Including Canada)
www.intel.comFINDING HOUSING You are responsible for arranging your own housing needs, up to and including signing the lease, ordering rental furniture, paying deposits and setting up utilities.
DrMOS Specifications - Intel
www.intel.comTechnical Specifications R 7 3 Technical Specifications The feature set for the DrMOS can be divided into two major areas. They address the electrical
Intel Stratix 10
www.intel.comIntel® Stratix® 10 Intel ® StratIx® 10 Mx (DraM SySteM-In-Package) ProDuct table Notes: 1. LE counts valid in comparing across Intel FPGA devices, and …
Intel® Intel® Command Line InterfaceCommand …
www.intel.comIntel® Intel® Command Line InterfaceCommand Line InterfaceCommand Line Interface ... Intel® Command Line Interface Features and ... • Linux* command shell .
256 10 GX, MX, TX, and SX Device Family Pin …
www.intel.comIntel® Stratix® 10 GX Pin Connection Guidelines Clock and PLL Pins Note: Intel recommends that you create an Intel ® Quartus Prime design, enter your device I/O assignments, and compile the
256 10 L- and H-Tile Transceiver PHY User Guide - …
www.intel.comIntel® Stratix® 10 L- and H-Tile Transceiver PHY User Guide Subscribe Send Feedback UG-20055 | 2018.07.06 Latest document on the web: PDF | HTML
256 10 FPGA IP User Guide - intel.com
www.intel.comContents 1. External Memory Interfaces Intel ® Stratix 10 FPGA IP Introduction.....9 1.1. Intel Stratix 10 EMIF IP Design Flow.....10
Related documents
High Endurance Non-volatile Memory segments – 2 …
ww1.microchip.com2 2490R–AVR–02/2013 ATmega64(L) Pin Configuration Figure 1. Pinout ATmega64 Note: The bottom pad under the QFN/MLF package should be soldered to ground.
256-/1024-Position, Digital Potentiometers with …
www.analog.comResistor Performance Mode. section).The terms resistor performance mode and R-Perf mode are used interchangeably. 4 Guaranteed by design and characterization, not subject to producti on test.
Low Power, 12.65 mW, 2.3 V to 5.5 V, …
www.analog.comLow Power, 12.65 mW, 2.3 V to 5.5 V, Programmable Waveform Generator Data Sheet AD9833 Rev. F Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable.
Power Supply Circuits - solo electronica
www.soloelectronica.netMotorola Master Selection Guide Analog and Interface Integrated Circuits4.2–3 Table 1. Linear Voltage Regulators (continued) Device Suffix/ Package Typ. Temp.
TPS748 1.5-A Low-Dropout Linear Regulator With ...
www.ti.com0.5V/div V OUT V EN 1V/div Time (1ms/div) C SS = 2.2nF C SS = 1nF C SS = 0nF 1.2V 0V TPS74801 GND EN FB IN PG BIAS SS OUT V IN R 1 R 2 R 3 C OUT C IN C SS V BIAS C BIAS V OUT Product Folder Order Now Technical Documents Tools & Software Support & Community
UCD9090 10-Rail Power Supply Sequencer and …
www.ti.comPACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) (1)
Volume 2, Stratix V Device Datasheet - intel.com
www.intel.comElectrical Characteristics Page 3 June 2018 Altera Corporation Stratix V Device Datasheet Table 4 lists the absolute conditions for the transceiver power supply …