USB3300 Data Sheet
• USB 2.0 Transceiver Macrocell Interface (UTMI) Specification, Version 1.02, May 27, 2000 • UTMI+ Specification, Revision 1.0, February 2, 2004 • UTMI+ Low Pin Interface (ULPI) Specification, Revision 1.1 FIGURE 1-2: ULPI INTERFACE FEATURES AS RELATED TO UTMI+ UTMI+ Level 0 Hi-Speed Peripherals Only ADDED FEATURES USB3300 ULPI
Download USB3300 Data Sheet
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Advertisement
Documents from same domain
Power Factor Correction in Power Conversion …
ww1.microchip.com© 2007 Microchip Technology Inc. DS01106A-page 2 AN1106 FIGURE 1: CURRENT WAVEFORMS WITH AND WITHOUT PFC These waveforms illustrate that …
Power, Factors, Correction, Power factor correction in power conversion, Conversion
2.7V to 5.5V Single Supply CMOS Op Amp
ww1.microchip.comMCP601/1R/2/3/4 DS21314G-page 2 © 2007 Microchip Technology Inc. 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings † VDD –VSS.....7.0V
Data Encryption Routines for PIC24 and dsPIC Device
ww1.microchip.com© 2006 Microchip Technology Inc. DS01044A-page 1 AN1044 INTRODUCTION Currently, there are three data encryption standards approved …
Data, Routines, Data encryption, Encryption, Data encryption routines for pic24 and, Pic24
Using SAM-BA for Linux on SAMA5D3 Xplained
ww1.microchip.comAN-8995 – Using SAM-BA for Linux on SAMA5D3 Xplained: 42328A−06/2014 Page 5 of 19 2. Setup With Ubuntu distributions, a user has to be member of the dialout group to access serial devices like
MCP6021/1R/2/3/4 - Rail-to-Rail Input/Output, 10 …
ww1.microchip.com2001-2017 Microchip Technology Inc. DS20001685E-page 1 MCP6021/1R/2/3/4 Features • Rail-to-Rail Input/Output • Wide Bandwidth: 10 MHz (typical)
Low Quiescent Current LDO - Microchip Technology
ww1.microchip.com2005-2016 Microchip Technology Inc. DS20001826D-page 1 MCP1700 Features: • 1.6 µA Typical Quiescent Current • Input Operating Voltage Range: 2.3V to 6.0V
MCP1703 250 mA, 16V, Low Quiescent Current
ww1.microchip.com2010 Microchip Technology Inc. DS22049E-page 1 MCP1703 Features: • 2.0 µA Typical Quiescent Current • Input Operating Voltage Range: 2.7V to16.0V
MTCH6102 Low-Power Projected Capacitive Touch …
ww1.microchip.com2014 Microchip Technology Inc. DS40001750A-page 1 Description: Microchip’s MTCH6102 is a turnkey projected capacitive touch controller that simplifies adding
Controller, Touch, Capacitive, Projected capacitive touch, Projected, Projected capacitive touch controller
PIC32 GUI Development Board with Projected …
ww1.microchip.comPIC32 GUI Development Board with Projected Capacitance (PCAP) Touch Information Sheet Microchip Technology Inc.
Development, With, Board, Projected, Gui development board with projected, Gui development board with projected capacitance, Capacitance
RN4020 Bluetooth Low Energy Module User’s Guide
ww1.microchip.comRN4020 BLUETOOTH LOW ENERGY MODULE USER’S GUIDE 2014 Microchip Technology Inc. DS70005191B-page 7 Preface INTRODUCTION This chapter contains general information that will be useful to know before using the
Guide, User, Energy, Module, Rn4020 bluetooth low energy module user s guide, Rn4020, Bluetooth
Related documents
AN958: Debugging and Programming Interfaces for Custom …
www.silabs.com• ETM* (embedded trace macrocell) • Debug component which enables reconstruction of program execution, and is designed as a high-speed, low-power debug tool that only supports instruction trace. • AEM (advanced energy monitoring)
S32K1XX: S32K1xx Data Sheet
www.nxp.com.cn– Instrumentation Trace Macrocell (ITM) – Test Port Interface Unit (TPIU) – Flash Patch and Breakpoint (FPB) Unit • Human-machine interface (HMI) – Up to 156 GPIO pins with interrupt functionality – Non-Maskable Interrupt (NMI) NXP Semiconductors Document Number S32K1XX Data Sheet: Technical Data Rev. 14, 08/2021
0 R XC9572XL High Performance CPLD - Xilinx
www.xilinx.comloading. To help reduce power dissipation, each macrocell in a XC9500XL device may be configured for low-power mode (from the default high-performance mode). In addi-tion, unused product-terms and macrocells are automati-cally deactivated by the software to further conserve power. For a general estimate of I CC, the following equation may be used:
Arm® Cortex®-M4 32b MCU+FPU, 105 DMIPS, 256KB …
www.st.com–Cortex®-M4 Embedded Trace Macrocell™ • Up to 81 I/O ports with interrupt capability – All IO ports 5 V tolerant – Up to 78 fast I/Os up to 42 MHz • Up to 11 communication interfaces – Up to 3 × I2C interfaces (1Mbit/s, SMBus/PMBus) – Up to 3 USARTs (2 x 10.5 Mbit/s, 1 x 5.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)
ARM® Cortex®-M4 32b MCU+FPU, 105 DMIPS, 512KB …
www.st.com–Cortex®-M4 Embedded Trace Macrocell™ • Up to 81 I/O ports with interrupt capability – Up to 78 fast I/Os up to 42 MHz – All I/O ports are 5 V-tolerant • Up to 12 communication interfaces – Up to 3 x I2C interfaces (SMBus/PMBus) – Up to 3 USARTs (2 x 10.5 Mbit/s, 1 x 5.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)
R XC2C64A CoolRunner-II CPLD - Xilinx
www.xilinx.comThe CoolRunner-II 64-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand …