Example: biology
Search results with tag "Input nand"
Digital Phase Locked Loop - University of Maine
ece.umaine.edu3.1.2 2 Input NAND Figure 3 shows a common 2 input CMOS nand gate. A 2:1 overall well width ratio (see Inverter) was employed. 3.1.3 3 Input NAND Figure 4 shows a common 3 input CMOS nand gate. A 2:1 overall well width ratio (see Inverter) was employed. 3.1.4 8 Input NAND Figure 5 shows a common 8 input CMOS nand gate.
Dual 2-Input NAND Gate With Schmitt-Trigger Inputs ...
www.ti.comSee mechanical drawings for dimensions. DCT PACKAGE (TOP VIEW) DCU PACKAGE (TOP VIEW) YZP PACKAGE (BOTTOM VIEW) 1A 1 8 V CC 1B 1Y2 7 2Y 3 6 2B GND 4 5 2A 2Y 3 6 2B 1A 1 8 V CC GND 4 5 2A 1B 2 7 1Y GND 4 5 2A 2Y 3 6 2B 1B 2 7 1Y 1A 1 8 V CC SN74LVC2G132