24AA16/24LC16B 16K I2C™ Serial EEPROM - Microchip …

1 24AA16/24LC16B . 16K I2C Serial EEPROM . Device Selection Table Description Part Vcc Max Clock Temp The Microchip Technology Inc. 24AA16/24LC16B . Number Range Frequency Ranges (24XX16*) is a 16 Kbit Electrically Erasable PROM. The device is organized as eight blocks of 256 x 8-bit 24AA16 400 kHz(1) I memory with a 2-wire Serial interface. Low-voltage 24lc16b 400 kHz I, E design permits operation down to with standby and active currents of only 1 A and 1 mA, Note 1: 100 kHz for VCC < respectively. The 24XX16 also has a page write capability for up to 16 bytes of data. The 24XX16 is Features available in the standard 8-pin PDIP, surface mount SOIC, TSSOP and MSOP packages and is also avail- Single supply with operation down to able in the 5-lead SOT-23 package.

2 Low-power CMOS technology - 1 mA active current typical Package Types - 1 A standby current (max.) (I-temp). Organized as 8 blocks of 256 bytes (8 x 256 x 8) PDIP/SOIC/TSSOP/MSOP SOT-23-5. 2-wire Serial interface bus, I2C compatible A0 1 8 Vcc Schmitt Trigger inputs for noise suppression SCL 1 5 WP. 24XX16. 24XX16. A1 2 7 WP. Output slope control to eliminate ground bounce Vss 2. 100 kHz ( ) and 400 kHz ( ) compatibility A2 3 6 SCL. Self-timed write cycle (including auto-erase) Vss 4 5 SDA SDA 3 4 Vcc Page write buffer for up to 16 bytes 2 ms typical write cycle time for page write Note: Pins A0, A1 and A2 are not used by the Hardware write-protect for entire memory 24lc16b .

3 (No internal connections). Can be operated as a Serial ROM. Factory programming (QTP) available Block Diagram ESD protection > 4,000V. 1,000,000 erase/write cycles HV. Data retention > 200 years WP Generator 8-lead PDIP, SOIC, TSSOP and MSOP packages 5-lead SOT-23 package Standard and Pb-free finishes available I/O Memory EEPROM . Control Control XDEC Array Available temperature ranges: Logic Logic - Industrial (I): -40 C to +85 C Page - Automotive (E): -40 C to +125 C Latches I/O. SCL. YDEC. SDA. VCC. VSS Sense Amp. R/W Control *24XX16 is used in this document as a generic part number for the 24AA16/24LC16B devices.

4 2003 Microchip Technology Inc. DS21703D-page 1. 24AA16/24LC16B . ELECTRICAL CHARACTERISTICS. Absolute Maximum Ratings ( ). VCC .. All inputs and outputs VSS .. to VCC + Storage temperature ..-65 C to +150 C. Ambient temperature with power applied ..-65 C to +125 C. ESD protection on all pins .. 4 kV. NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied.

5 Exposure to maximum rating conditions for extended periods may affect device reliability. TABLE 1-1: DC CHARACTERISTICS. VCC = + to + DC CHARACTERISTICS Industrial (I): TA = -40 C to +85 C. Automotive (E): TA = -40 C to +125 C. Param. Symbol Characteristic Min Typ Max Units Conditions No. D1 VIH WP, SCL and SDA pins . D2 High-level input voltage VCC V . D3 VIL Low-level input voltage VCC V . D4 VHYS Hysteresis of Schmitt .05 VCC V (Note 1). Trigger inputs D5 VOL Low-level output voltage V IOL = mA, VCC = D6 ILI Input leakage current 1 A VIN =.1V to VCC. D7 ILO Output leakage current 1 A VOUT =.

6 1V to VCC. D8 CIN, Pin capacitance 10 pF VCC = (Note 1). COUT (all inputs/outputs) TA = 25 C, FCLK = 1 MHz D9 ICC write Operating current 3 mA VCC = , SCL = 400 kHz D10 ICC read 1 mA . D11 ICCS Standby current 1 A Industrial .01 5 A Automotive SDA = SCL = VCC. WP = VSS. Note 1: This parameter is periodically sampled and not 100% tested. 2: Typical measurements taken at room temperature. DS21703D-page 2 2003 Microchip Technology Inc. 24AA16/24LC16B . TABLE 1-2: AC CHARACTERISTICS. VCC = + to + AC CHARACTERISTICS Industrial (I): TA = -40 C to +85 C. Automotive (E): TA = -40 C to +125 C. Param.

7 Symbol Characteristic Min Max Units Conditions No. 1 FCLK Clock frequency 400 kHz VCC 100 VCC < (24AA16). 2 THIGH Clock high time 600 ns VCC 4000 VCC < (24AA16). 3 TLOW Clock low time 1300 ns VCC 4700 VCC < (24AA16). 4 TR SDA and SCL rise time 300 ns VCC (Note 1). (Note 1) 1000 VCC < (24AA16). (Note 1). 5 TF SDA and SCL fall time 300 ns (Note 1). 6 THD:STA Start condition hold time 600 ns VCC 4000 VCC < (24AA16). 7 TSU:STA Start condition setup time 600 ns VCC 4700 VCC < (24AA16). 8 THD:DAT Data input hold time 0 ns (Note 2). 9 TSU:DAT Data input setup time 100 ns VCC 250 VCC < (24AA16). 10 TSU:STO Stop condition setup time 600 ns VCC 4000 VCC < (24AA16).

8 11 TAA Output valid from clock 900 ns VCC (Note 2) 3500 VCC < (24AA16). 12 TBUF Bus free time: Time the bus 1300 ns VCC must be free before a new 4700 VCC < (24AA16). transmission can start 13 TOF Output fall time from VIH 20+ 250 ns VCC minimum to VIL maximum 250 VCC < (24AA16). 14 TSP Input filter spike suppression 50 ns (Notes 1 and 3). (SDA and SCL pins). 15 TWC Write cycle time 5 ms . (byte or page). 16 Endurance 1M cycles 25 C, (Note 4). Note 1: Not 100% tested. CB = total capacitance of one bus line in pF. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

9 3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. 4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained from Microchip 's web site: 2003 Microchip Technology Inc. DS21703D-page 3. 24AA16/24LC16B . FIGURE 1-1: BUS TIMING DATA. 5 4. 2. 3. SCL. 7 8 9 10. 6. SDA. IN 14. 11 12. SDA. OUT. FIGURE 1-2: BUS TIMING START/STOP. D4.

10 SCL. 6. 7 10. SDA. Start Stop DS21703D-page 4 2003 Microchip Technology Inc. 24AA16/24LC16B . FUNCTIONAL DESCRIPTION Data Valid (D). The 24XX16 supports a bidirectional, 2-wire bus and The state of the data line represents valid data when, data transmission protocol. A device that sends data after a Start condition, the data line is stable for the onto the bus is defined as a transmitter, while a device duration of the high period of the clock signal. receiving data is defined as a receiver. The bus has to The data on the line must be changed during the low be controlled by a master device which generates the period of the clock signal.