Example: confidence

dsPIC30F4011/4012 Data Sheet - Microchip Technology

2005 Microchip Technology Inc. Preliminary DS70135C-page 1 dsPIC30F4011/4012 High Performance Modified RISC CPU: • Modified Harvard architecture • C compiler optimized instruction set architecture with flexible addressing modes • 84 base instructions • 24-bit wide instructions, 16-bit wide data path • 48 Kbytes on-chip Flash program space

Tags:

  Sheet, Technology, Data, 2014, Flash, Microchip, Microchip technology, Dspic30f4011, Dspic30f4011 4012 data sheet

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Transcription of dsPIC30F4011/4012 Data Sheet - Microchip Technology

Related search queries