HSPICE User Guide: Simulation and Analysis

1 HSPICE User Guide: Simulation and AnalysisVersion , September 2008iiHSPICE User Guide: Simulation and Notice and Proprietary InformationCopyright 2008 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license to Copy DocumentationThe license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

2 Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page: This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of _____ and its employees. This is copy number _____. Destination Control StatementAll technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader s responsibility to determine the applicable regulations and to comply with , INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR Trademarks ( )Synopsys, AMPS, Astro, Cadabra, CATS, Design Compiler, DesignWare, Formality, HSPICE , iN-Phase, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, TetraMAX, VCS, Vera, and YIELD irector are registered trademarks of Synopsys, ( )

3 AFGen, Apollo, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, DC Expert, DC Professional, DC Ultra, Design Analyzer, DesignPower, Design Vision, DesignerHDL, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, HSIM, HSIM plus, in-Sync, iN-Tandem, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, Planet, Planet-PL, Polaris, Power Compiler, Raphael, Saturn, Scirocco, Scirocco-i, Star-RCXT, Star-SimXT, System Compiler, Taurus, TSUPREM-4, VCS Express, VCSi, VHDL Compiler, VirSim, and VMC are trademarks of Synopsys, Marks (sm)MAP-in, SVP Caf , and TAP-in are service marks of Synopsys, is a trademark of the Open SystemC Initiative and is used under and AMBA are registered trademarks of ARM is a registered trademark of SabreMark Limited Partnership and is used under other product or company names may be trademarks of their respective owners.

4 IiiContentsInside this Guide ..xxxiiiThe HSPICE Documentation Set..xxxviConventions .. xxxviiiCustomer Support ..xxxixPart I:Introduction to ..3 HSPICE Varieties..4 Features ..5 HSPICE Features for Running Higher-Level Simulations ..7 Simulation Structure ..7 Experimental Methods Supported by HSPICE ..7 Simulation Process Overview ..11 Setting Environment Variables ..11 License Variable ..11 Temporary Directory Variable ..12 License Queuing Variable ..12 Windows Variable ..13 Standard Input Files..13 Design and File Naming Conventions ..13 Output Configuration File ( ) ..14 Initialization File ( ) ..15DC Operating Point Initial Conditions File ..15 Input Netlist File ..15 Library Input File ..16 Analog Transition Data File ..16 Standard Output Files ..16ivContentsAC Analysis Results File ..17AC Analysis Measurement Results File ..17DC Analysis Results File ..17DC Analysis Measurement Results File..18 Digital Output File..18 FFT Analysis Graph Data File.

5 18 Hardcopy Graph Data File ..18 Operating Point Information File..18 Operating Point Node Voltages File ..18 Output Listing File ..19 Output Status File ..20 Output Tables ..20 Subcircuit Cross-Listing File..21 Transient Analysis Measurement Results File ..21 Transient Analysis Results File ..21 Waveform Viewing File..21 Working Directory Path Character Limit.. and Simulation ..23 Running HSPICE Simulations ..23 Running HSPICE Simulations on Windows ..26 Running HSPICE RF Simulations ..26 Running HSPICE Interactively ..27 Starting Interactive Mode ..27 Running a Command File in Interactive Mode ..27 Quitting Interactive Mode ..28 Running Multithreading or Multiprocessing HSPICE Simulations ..28To Run Multithreading ..28 Performance Improvement Estimations ..29 Multiprocessing .ALTER Cases, Transient Sweeps, Monte Carlo .. Cases ..30 Transient Sweeps and Monte Carlo Trials ..31 Multiprocessing Notes ..31 Using HSPICE in Client/Server Mode ..31To Start Client/Server Mode.

6 32 Server..32 Client ..32vContentsTo Simulate a Netlist in Client/Server Mode ..33To Quit Client/Server Mode ..33 Launching the Advanced Client/Server (C/S) Mode ..34 Command Syntax..34 Application Instances ..35 Running HSPICE to Calculate New Measurements ..38To Calculate New Measurements .. Netlist and Data Entry ..39 Input Netlist File Guidelines ..39 Input Line Format ..40 Special Characters..41 First Character ..45 Delimiters ..46 Instance Names ..46 Hierarchy Paths ..48 Numbers..48 Parameters and Expressions ..49 Input Netlist File Structure ..51 Schematic Netlists ..51 Input Netlist File Composition ..53 HSPICE Topology Rules ..54 Title of Simulation ..55 Comments and Line Continuation ..55 Element and Source Statements ..57 Defining Subcircuits ..59 Node Name (or Node Identifier) Conventions ..59 Using Wildcards on Node Names ..61 Element, Instance, and Subcircuit Naming Conventions ..63 Subcircuit Node Names ..63 Path Names of Subcircuit Nodes.

7 63 Abbreviated Subcircuit Node Names ..64 Automatic Node Name Generation ..65 Global Node Names..65 Circuit Temperature ..66 Data-Driven Analysis ..66 Library Calls and Definitions ..66 Library Building Rules ..67viContentsAutomatic Library Selection ( HSPICE )..67 Defining Parameters..68 Predefined Analysis ..68 Measurement Parameters ..68 Outputting Pass/Fail Measure Data ..68 Altering Design Variables and Subcircuits ..69 Using Multiple .ALTER Blocks ..69 Connecting Nodes ..70 Deleting a Library ..70 Ending a Netlist ..70 Condition-Controlled Netlists (IF-ELSE)..71 Using Subcircuits ..73 Hierarchical Parameters..74M (Multiply) Parameter ..74S (Scale) Parameter ..75 Using Hierarchical Parameters to Simplify Simulation ..76 Undefined Subcircuit Search ( HSPICE )..77 Troubleshooting Subcircuit Node Issues ..78 Subcircuit Call Statement Discrete Device Libraries ..79 DDL Library Access ..79 Vendor Libraries ..80 Subcircuit Library Structure ..81 Post-Layout Back-Annotation.

8 82 Invoking Post-Layout Back-Annotation..82 DSPF and SPEF File Structures .. Interactive Mode ..87 Invoking Interactive Mode ..87 Quitting Interactive Mode ..87 Executing an Interactive Script..87 Examples ..88 Getting Help ..88 Creating a Netlist ..88 Specifying an Analysis ..89 Running an Analysis ..89 Viewing a Netlist..89 Loading and Running an Existing Netlist ..89 Using Environment Commands ..90viiContentsRecording and Saving Interactive Commands to a File ..91 Printing a Voltage Value During Simulation ..92 Using a Command File to Run HSPICE in Interactive Mode ..93 Running Multiple Testcases .. GUI for Windows ..95 Working with Designs ..95 Configuring the HSPICE GUI for Windows ..97 Launching Waveview in HSPUI ..98 Setting up Windows for Verilog-A..100 Running Multiple Simulations..100 Building the Batch Job List..101 Simulating a Batch Job ..102 Sample Batch Work-Flow ..102 Running Multi-Threading ..103 Metaencrypt and Converter Utilities, Client/Server Operation.

9 104 CMI Directory Structure ..104 Troubleshooting Guide ..104 Setting the File Values ..104 Text Editor Issues ..105 Simulating a UNIX Netlist File .. and Data Encryption..107 Organization ..107 Library Encryption ..107 Encrypting a Model Library Using the metaencrypt Utility ..108 Three Encryption Methods..109 Installing and Running metaencrypt ..109 Installing metaencrypt ..109 Running metaencrypt ..110 Encryption Guidelines ..111 General Example ..112 Traditional Library Encryption..114 Creating Files Using Traditional Encryption ..115 Non-Library Encrypted Portions ..115*.lib File Encryption ..115viiiContentsExample: Traditional (freelib) Encryption in an HSPICE Netlist ..1168-Byte Key Encryption ..118 Creating 8-byte key Encryption ..119 Placing an 8-byte key Encrypted File into a HSPICE Netlist ..119 Triple DES Public and Random Keys..120 Creating 3 DES Encrypted Files ..121 Placing 3 DES Encryption Files into a HSPICE Netlist ..122 Troubleshooting Issues.

10 123 Bad encryption format or version check failed error ..123**warning** as an expression containing output signals ..124 Part II:Elements and ..127 Passive Elements..127 Values for Elements ..128 Resistor Elements in a HSPICE or HSPICE RF Netlist ..128 Linear Resistors ..131 Behavioral Resistors in HSPICE or HSPICE RF ..132 Frequency-Dependent Resistors ..132 Skin Effect Resistors ..133 Capacitors ..134 Linear Capacitors ..136 Frequency-Dependent Capacitors ..138 Behavioral Capacitors in HSPICE or HSPICE RF ..139DC Block Capacitors ..139 Charge-Conserved Capacitors..139 Inductors ..141 Mutual Inductors..144 Ideal Transformer ..146 Linear Inductors ..148 Frequency-Dependent Inductors ..149AC Choke Inductors ..150 Reluctors ..150 Multi-Terminal Linear Elements ..153W-element (Distributed Transmission Lines) ..154W-element Statement..154U-element (Lumped Transmission Lines)..158ixContents S-element (Generic Multiport)..160 Group Delay Handler in Time Domain Analysis .