Example: dental hygienist
CMOS Comparator Design

CMOS Comparator Design

Back to document page

CMOS logic levels •Very fast! •Q+ and Q-are not well defined in reset mode (Φ = 1) •Large short-circuit current in reset mode •Zero DC current after full regeneration •Supply is very noisy M 5 M 6 M 7 Q+ Q-Φ V i + V i-M 1 M 2 M 3 M 4

  Circuit, Cmos

Download CMOS Comparator Design


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries