Example: tourism industry
Simulating Verilog RTL using Synopsys VCS

Simulating Verilog RTL using Synopsys VCS

Back to document page

Sep 12, 2010 · CS250 Tutorial 4 (Version 091209a) September 12, 2010 Yunsup Lee ... These C source les are used in the Verilog test harness to simulate memory, parse and load ELF les. Direct C is a very convenient way to glue Verilog simulation with C functions, which will be used through out the course. Please refer to the VCS user guide chapter 19 (C Language

  Memory, Cs250

Download Simulating Verilog RTL using Synopsys VCS


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries