Example: dental hygienist
Understanding High Speed ADC Testing and Evaluation

Understanding High Speed ADC Testing and Evaluation

Back to document page

AN-835 Application Note Rev. B | Page 4 of 28 HSC-ADC-EVALC EVALUATION PLATFORM The high speed ADC FIFO evaluation kit (HSC_ADC_EVALC) includes a FPGA-based buffer memory board to capture blocks of digital data from Analog Devices high speed ADC evaluation boards, VisualAnalog®, and SPIController software. For more

  Devices, Applications, Evaluation, Analog devices, Analog

Download Understanding High Speed ADC Testing and Evaluation


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries