SHARC+ Dual Core DSP with ARM Cortex-A5

1 SHARC, SHARC+, and the SHARC logo are registered trademarks of analog devices , + dual -CoreDSP with Arm Cortex-A5 ADSP-SC582/SC583/SC584/SC587/SC589/ADSP- 21583/21584/21587 Rev. BDocument FeedbackInformation furnished by analog devices is believed to be accurate and , no responsibility is assumed by analog devices for its use, nor for anyinfringements of patents or other rights of third parties that may result from its subject to change without notice. No license is granted by implicationor otherwise under any patent or patent rights of analog devices . Trademarks andregistered trademarks are the property of their respective Technology Way, Box 9106, Norwood, MA 02062-9106 : 2018 analog devices , Inc.

2 All rights FEATURESDual enhanced SHARC+ high performance floating-point coresUp to 500 MHz per SHARC+ coreUp to 5 Mb (640 kB) Level 1 (L1) SRAM memory per core with parity (optional ability to configure as cache)32-bit, 40-bit, and 64-bit floating-point support 32-bit fixed point Byte, short-word, word, long-word addressed Arm Cortex-A5 core500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle32 kB L1 instruction cache/32 kB L1 data cache256 kB Level 2 (L2) cache with parity Powerful DMA systemOn-chip memory protectionIntegrated safety features19 mm 19 mm 349/529 BGA ( pitch), RoHS compliantLow system power across automotive temperature rangeMEMORYL arge on-chip L2 SRAM with ECC protection, up to 256 kBOn-chip L2 ROM (512 kB)Two Level 3 (L3) interfaces optimized for low system power, providing a 16-bit interface to DDR3 (supporting V capable DDR3L devices ), DDR2, or LPDDR1 SDRAM devices ADDITIONAL FEATURES Security and ProtectionCryptographic hardware acceleratorsFast secure boot with IP protectionSupport for Arm TrustZoneAcceleratorsHigh performance pipelined FFT/IFFT engineFIR, IIR, HAE, SINC offload enginesAEC-Q100 qualified for automotive applicationsFigure 1.

3 Processor Block DiagramSYSTEM CONTROLFAULT MANAGEMENTSYSTEM PROTECTION (SPU)SECURITY AND PROTECTIONArm TrustZone SECURITYDUAL CRC WATCHDOGSTHERMAL MONITOR UNIT (TMU)OTP MEMORYTRIGGER ROUTING (TRU)SYS EVENT core 0 (GIC)PROGRAM FLOWREAL TIME CLOCK (RTC)CLOCK GENERATION (CGU)CLOCK, RESET, AND POWERPOWER MANAGEMENT (DPM)RESET CONTROL (RCU)WATCHPOINTS (SWU)Arm CoreSightTMDEBUG UNITSYSTEM MEMORYPROTECTION UNIT (SMPU)CLOCK DISTRIBUTION UNIT (CDU)DATA16SL1 SRAM (PARITY)5 Mb (640 kB)SRAM/CACHE32 kB L1 I-CACHE32 kB L1 D-CACHESYSTEML2 MEMORYSYSTEMACCELERATIONL3 MEMORYINTERFACESDDR3 DDR2 LPDDR1 DDR3 DDR2 LPDDR1 DSP FUNCTIONS(FFT/IFFT, FIR, IIR, HAE/SINC)L1 SRAM (PARITY)5 Mb (640 kB)SRAM/CACHEENCRYPTION/DECRYPTIONL1 CACHEL2 CACHE256 kB (PARITY) DATA16 SYSTEM CROSSBAR AND DMA SUBSYSTEMCORE 1 core 2 core 0 SPERIPHERALS3 I2C2 LINK PORTS2 SPI + 1 QUAD SPI 3 UARTs3 ePWM8 TIMERS + 1 COUNTER1 EPPIADC CONTROL MODULE(ACM)ASYNC MEMORY (16-BIT)SD/SDIO/eMMCMLB 3-PIN2 USB HSMLB 6-PIN (1 lane)HADC (8 CHAN, 12-BIT)2 EMACSINC FILTER8x SHARC FLAGSASRC2 4 PAIRS2 1 S/PDIF Rx/Tx2 2 PRECISION CLOCKGENERATORSFULL SPORT2 42x DAI2x PINBUFFERSIGNAL ROUTING UNIT (SRU)GPIOSRAM(ECC)2 Mb(256 kB)40 286102 8010678 SYS EVENT CORES 1-2 (SEC)ROM2 Mb(256 kB)ROM2 Mb(256 kB)ArmCortex-A5 Rev.

4 B|Page 2 of 173|December 2018 ADSP-SC582/SC583/SC584/SC587/SC589/ADSP- 21583/21584/21587 TABLE OF CONTENTSS ystem Features .. 1 Memory .. 1 Additional Features .. 1 Table of Contents .. 2 Revision History .. 2 General Description .. 3 ARM Cortex-A5 Processor .. 5 SHARC Processor .. 6 SHARC+ core Architecture .. 8 System Infrastructure .. 10 System Memory Map .. 11 Security Features .. 14 Security Features Disclaimer .. 15 Safety Features .. 15 Processor Peripherals .. 15 System Acceleration .. 20 System Design .. 21 System Debug .. 23 Development Tools .. 24 Additional Information .. 25 Related Signal Chains .. 25 ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions .. 26349-Ball CSP_BGA Signal Descriptions.

5 31 GPIO Multiplexing for the 349-Ball CSP_BGA Package .. 40529-Ball CSP_BGA Signal Descriptions .. 43 GPIO Multiplexing for the 529-Ball CSP_BGA Package .. 55 ADSP-SC58x/ADSP-2158x Designer Quick Reference .. 58 Specifications .. 79 Operating Conditions .. 79 Electrical Characteristics .. 83 HADC .. 87 TMU .. 87 Absolute Maximum Ratings .. 88 ESD Caution .. 88 Timing Specifications .. 89 Output Drive Currents .. 153 Test Conditions .. 155 Environmental Conditions .. 157 ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments .. 158 Numerical by Ball Number .. 158 Alphabetical by Pin Name .. 160 Configuration of the 349-Ball CSP_BGA .. 162 ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments.

6 163 Numerical by Ball Number .. 163 Alphabetical by Pin Name .. 166 Configuration of the 529-Ball CSP_BGA .. 169 Outline Dimensions .. 170 Surface-Mount Design .. 171 Automotive Products .. 172 Ordering Guide .. 173 REVISION HISTORY12/2018 Rev. A to Rev. BChanges to Additional Features .. 1 Changes to Table 3, General Description .. 3 Changes to One Time Programmable Memory (OTP) .. 10 Changes to Table 7 and Table 8, System Memory Map .. 11 Changes to Housekeeping analog -to-Digital Converter (HADC) .. 19 Changes to Media Local Bus (Media LB) .. 19 Changes to ADSP-SC58x/ADSP-2158x Detailed Signal Descrip-tions .. 26 Changes to ADSP-SC58x/ADSP-2158x 349-Ball CSP_BGA Sig-nal Descriptions.

7 31 Changes to ADSP-SC58x/ADSP-2158x 529-Ball CSP_BGA Sig-nal Descriptions .. 43 Changes to ADSP-SC58x/ADSP-2158x Designer Quick Refer-ence .. 58 Deleted Package Information from Specifications .. 79 Changes to Operating Conditions .. 79 Changes to Table 28, Operating Conditions .. 79 Changes to Table 29, Clock Related Operating Conditions 81 Changes to Total Internal Power Dissipation .. 85 Changes Universal Serial Bus (USB) .. 138 Changes 10/100 EMAC Timing (ETH0 and ETH1) .. 139 Changes to Program Trace Macrocell (PTM) Timing .. 151 Changes to Test Conditions .. 155 Changes to Automotive Products .. 172 Rev. B|Page 3 of 173|December 2018 ADSP-SC582/SC583/SC584/SC587/SC589/ADSP- 21583/21584/21587 GENERAL DESCRIPTIONThe ADSP-SC58x/ADSP-2158x processors are members of the SHARC family of products.

8 The ADSP-SC58x processor is based on the SHARC+ dual core and the Arm cortex -A5 core . The ADSP-SC58x/ADSP-2158x SHARC processors are members of the SIMD SHARC family of digital signal proces-sors (DSPs) that feature analog devices , Inc., Super Harvard Architecture . These 32-bit/40-bit/64-bit floating-point proces-sors are optimized for high performance audio/floating-point applications with large, on-chip, static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhance-ments and branch prediction, while maintaining instruction set compatibility to previous SHARC integrating a set of industry leading system peripherals and memory (see Table 1, Table 2, and Table 3), the Arm Cortex-A5 and SHARC processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package.

9 These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high float-ing-point 2 provides comparison information for features that vary across the standard processors. (N/A in the table means not applicable.)Table 3 provides comparison information for features that vary across the automotive processors. (N/A in the table means not applicable.)Table 1. Common Product FeaturesProduct FeaturesADSP-SC58x/ADSP-2158x DAI (includes SRU)2 Full SPORTs4 per DAIS/PDIF receive/transmit1per DAIASRCs4 pair per DAIPCGs2 per DAII2C (TWI)3 Quad-data bit SPI1 dual -data bit ports2 Enhanced PPI1GP timer18GP counter1 Enhanced PWMs23 Watchdog timers2 ADC control moduleYesStatic memory controllerYesHardware acceleratorsHigh performance FFT/IFFTYesFIR/IIRYesHarmonic analysis engineYesSINC filterYesSecurity cryptographic engine YesMultichannel 12-bit ADC8-channel1 Eight timers are available in the 529-BGA package only.

10 The 349-BGA package does not include Timer 6 and Timer the 349-BGA package, the PWM2_AH/AL and PWM2_BH/BL signals are not available. The PWM2_CH/CL and PWM2_DH/DL signals, however, are available and can be used in conjunction with PWM2_TRIP0 and PWM2_SYNC B|Page 4 of 173|December 2018 ADSP-SC582/SC583/SC584/SC587/SC589/ADSP- 21583/21584/21587 Table 2. Comparison of ADSP-SC58x/ADSP-2158x Processor FeaturesProcessor Feature ADSP-SC582 ADSP-SC583 ADSP-SC584 ADSP-SC587 ADSP-SC589 ADSP-21583 ADSP-21584 ADSP-21587 Arm Cortex-A5 (MHz, Max)500500500500500N/AN/AN/AArm core L1 Cache (I, D kB)32, 3232, 3232, 3232, 3232, 32N/AN/AN/AArm core L2 Cache (kB)256256256256256N/AN/AN/ASHARC+ Core1 (MHz, Max)500500500500500500500500 SHARC+ Core2 (MHz, Max)N/A500500500500500500500 SHARC L1 SRAM (kB)640384640640640384640640 System MemoryL2 SRAM (Shared) (kB)256256256256256256256256L2 ROM (Shared) (kB)512512512512512512512512 DDR3/DDR2/LPDDR1 Controller (16-bit)11122112 USB HS + PHY (Host/Device/OTG)11111N/AN/AN/AUSB HS + PHY (Host/Device)