Example: air traffic controller
MT-016: Basic DAC Architectures III: Segmented DACs

MT-016: Basic DAC Architectures III: Segmented DACs

Back to document page

latches are required to implement this ultra low glitch architecture. The basic current switching cell in the TxDAC family is made up of a differential PMOS transistor pair as shown in Figure 6. The differential pairs are driven with low-level logic to minimize switching transients and time skew. The DAC outputs are symmetrical differential

  Architecture, Basics, Adcs, Segmented, Glitch, Low glitch, Basic dac architectures iii, Segmented dacs

Download MT-016: Basic DAC Architectures III: Segmented DACs

15
Please wait..

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Related search queries