Example: barber
Phase-Locked Loop Design Fundamentals - NXP

Phase-Locked Loop Design Fundamentals - NXP

Back to document page

Similarly, applying the three inputs in to type 1, 2, and 3 systems and util izing the final value theorem, the following table can be constructed showing the respective steady state phase errors. Table 1. Steady State Phase Errors for Various System Types Type 1 Type 2 Type 3 Step Position Zero Zero Zero Step Velocity Constant Zero Zero

  System

Download Phase-Locked Loop Design Fundamentals - NXP


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries