SOT89 - NXP
JEDEC package outline code TO-243 JEITA package outline code SC-62 Mounting method type S (surface mount) ... 3.95 4.6 1.5 1.5 Dimensionsinmm Fig. 2. Reflow soldering footprint for SOT89 solderlands solderresist ... to the publication hereof. NXP Semiconductors SOT89
Download SOT89 - NXP
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Advertisement
Documents from same domain
AN10441 Level shifting techniques in I2C-bus design
www.nxp.comDocument information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with
Notes, Applications, Levels, Technique, Shifting, Application note, An10441 level shifting techniques in, An10441
AN3234: Washing Machine Three-Phase AC …
www.nxp.comWashing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...
1. General description - nxp.com
www.nxp.com1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical
General, Descriptions, General description, General description nxp
PCA9570 Remote 4-bit general purpose outputs for 1 MHz …
www.nxp.com1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile
General, Purpose, Remote, Output, General purpose, Pca9570 remote 4 bit general purpose outputs for, Pca9570
P82B96 Dual bidirectional bus buffer - nxp.com
www.nxp.com1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface
S32K144 EVB Quick Start Guide - NXP Semiconductors
www.nxp.comJ14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the
Three-Phase BLDC Motor Sensorless Control Using …
www.nxp.comThis document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.
Phases, Using, Control, Motor, Three, Sensorless, Brushless, Brushless dc, Three phase brushless dc, Motor sensorless control using
AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com
www.nxp.comAN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit
DSP56156 16-Bit Digital Signal Processor - nxp.com
www.nxp.comThe DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-
Processor, Processing, Signal, Digital, Digital signal processing, Digital signal processor
SAA7706H Car radio Digital Signal Processor (DSP)
www.nxp.comCar radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
Processor, Radio, Signal, Digital, Car radio digital signal processor
Related documents
UC3842B - High Performance Current Mode Controllers
www.farnell.com1 Publication Order Number: UC3842B/D UC3842B, UC3843B, UC2842B, UC2843B High Performance ... Machine Model Method 200 V per JEDEC Standard JESD22-A115-A 2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78 ... (IO = 1.0 mA, TJ = 25°C) Vref 4.95 5.0 5.05 4.9 5.0 5.1 V Line Regulation (VCC = 12 V to 25 V ...
PACKAGE INFORMATION c L A1 - Diodes Incorporated
www.diodes.comMax Soldering Temperature +260°C for 30 secs as per JEDEC J-STD-020 Case Material – Molded Plastic, UL Flammability Rating 94V-0 Terminals: Finish – Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 e3 Package View Package Outline Dimensions SOD123 SOD123 Dim Min Max Typ A 1.00 1.35 1.05 A1 0.00 0.10 0.05
BCD-TO-DECIMAL DECODER
www.farnell.comMEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES" ... 0/5 <1 5 4.95 4.95 4.95 0/10 <1 10 9.95 9.95 9.95 V 0/15 <1 15 14.95 14.95 14.95 VOL Low Level Output Voltage ... mentioned in this publication are subject to change without notice. This publication supersedes and replaces …
Generic Requirements for Surface Mount Design and Land ...
www.ipc.orgUsers of this publication are encouraged to participate in the development of future revisions. Contact: IPC 3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1249 Tel 847615.7100 Fax 847615.7105 Supersedes: IPC-7351A - February 2007 IPC-7351 - February 2005 IPC-SM-782A with Amendments 1 & 2 - December 1999
Surfaces, Design, Requirements, Publication, Generic requirements for surface mount design, Generic, Mount
NCP1239 - Fixed Frequency Current-Mode Controller for ...
www.onsemi.com1 Publication Order Number NCP1239/D Fixed Frequency Current‐Mode Controller for Flyback Converter NCP1239 ... 128 ms 25.5 V Latch Latch 101 / 95 272 ms 4 ms Disable ... Charged-Device Model ESD Capability per JEDEC JESD22−C101E 1 kV
NCP1632 - Power Factor Controller, Interleaved, 2-Phase
www.onsemi.com1 Publication Order Number: NCP1632/D Power Factor Controller, Interleaved, 2-Phase NCP1632 The NCP1632 integrates a dual MOSFET driver for interleaved PFC applications. Interleaving consists of paralleling two small stages in lieu of a bigger one, more difficult to design. This approach has several merits like the ease of implementation, the ...
3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI …
www.pjrc.comW25Q128FV Publication Release Date: April 29, 2013 - 6 - Revision H 3. PACKAGE TYPES AND PIN CONFIGURATIONS