I2C-Compatible (2-wire) Serial EEPROM

1 Atmel-8779B-SEEPROM-AT24HC02C-Datasheet_ 042013 Features Write Protect pin for hardware data protection Utilizes different array protection compared to the AT24C02C Low-voltage operation VCC = to Internally organized as 128 x 8 (1K) or 256 x 8 (2K) I2C compatible (2- wire ) Serial interface Schmitt Trigger, filtered inputs for noise suppression Bidirectional data transfer protocol 400kHz ( ) and 1 MHz ( , , ) compatibility 8-byte Page Write mode Partial Page Writes allowed Self-timed write cycle (5ms max) High-reliability Endurance: 1,000,000 write cycles Data retention: 100 years Green package options (Pb/Halide-free/RoHS-compliant) 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP Die sale options: wafer form and tape and reel availableDescriptionThe Atmel AT24HC02C provides 2048-bits of Serial Electrically Erasable and Programmable Read-Only Memory ( EEPROM ) organized as 256 words of eight bits each.

2 The device include a cascading feature that allows up to eight devices to share a common 2- wire bus. These devices are optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24HC02C are available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP packages. In addition, the product operates from to AT24HC02CI2C- compatible (2- wire ) Serial EEPROM2-Kbit (256 x 8)DATASHEET 2 Atmel AT24HC02C [DATASHEET] Configurations and Pinouts Maximum RatingsPin NameFunctionA0 - A2 Address InputsSDAS erial DataSCLS erial Clock Input WPWrite ProtectGNDG roundVCCP ower Supply12348765A0A1A2 GNDVCCWPSCLSDA8-lead SOIC12348765A0A1A2 GNDVCCWPSCLSDA8-lead PDIP12348765A0A1A2 GNDVCCWPSCLSDA8-lead TSSOPO perating Temperature.

3 55 C to +125 CStorage Temperature .. 65 C to +150 CVoltage on any pinwith respect to ground .. to + Operating Voltage .. Output *Notice: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 3 Atmel AT24HC02C [DATASHEET] DescriptionSerial Clock (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each Data (SDA): The SDA pin is bidirectional for Serial data transfer. This pin is open drain driven and may be wire -ORed with any number of other open drain or open collector Addresses (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hard wired for the AT24HC02C.

4 As many as eight 2-Kbit devices may be addressed on a single bus system. See Section 7. Device Addressing on page 9 for more Protect (WP): The AT24HC02C have a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown below in Table Pump/TimingEEPROMData RecoverySerial MUXX DECDOUT/ACKL ogicCOMPLOADINCData WordAddr/counterY DECR/WDOUTDINLOADD eviceAddressComparatorWP PinStatusPart of the Array ProtectedAtmel AT24HC02 CAt VCCU pper Half (1K) of ArrayAt GNDN ormal Read/Write Operations 4 Atmel AT24HC02C [DATASHEET] OrganizationAtmel AT24HC02C, 2K Serial EEPROM : Internally organized with 32 pages of 8-bytes each, the 2K requires an 8-bit data word address for random word addressing.

5 Table Capacitance(1) Note:1. This parameter is characterized and is not 100% CharacteristicsNote:1. VIL min and VIH max are reference only and are not over recommended operating range from TA = 25 C, f = , VCC = to ConditionMaxUnitsConditionsCI/OInput/Out put Capacitance (SDA)8pFVI/O = 0 VCINI nput Capacitance (A0, A1, A2, SCL)6pFVIN = 0 VApplicable over recommended operating range from: TAI = 40 C to +85 C, VCC = to (unless otherwise noted)SymbolParameterTest ConditionMinTypMaxUnitsVCC1 Supply Current VCC = at Current VCC = at Current VCC = = VCC or AISB2 Standby Current VCC = = VCC or AISB3 Standby Current VCC = = VCC or AILII nput Leakage CurrentVIN = VCC or AILOO utput Leakage CurrentVOUT = VCC or AVILI nput Low Level(1) High Level(1) + Low Level VCC = = Low Level VCC = = 5 Atmel AT24HC02C [DATASHEET]Atmel-8779B-SEEPROM-AT24HC02C -Datasheet_042013 Table CharacteristicsNote:1.

6 This parameter is ensured by characterization AC measurement conditions: RL (connects to VCC): k ( , 5V), 10 k ( ) Input pulse voltages: VCC to VCC Input rise and fall times: 50ns Input and output timing reference voltages: VCCA pplicable over recommended operating range from TAI = 40 C to +85 C, VCC = to , CL = 1 TTL Gate and 100pF (unless otherwise noted). Test conditions are listed in Note , Frequency, SCL4001000kHztLOWC lock Pulse Width stHIGHC lock Pulse Width stINoise Suppression Time10050nstAAClock Low to Data Out stBUFTime the bus must be free before a new transmission can Hold Setup In Hold Time00 In Setup Time100100nstRInputs Rise Time(1) stFInputs Fall Time(1) Setup stDHData Out Hold Time5050nstWRWrite Cycle Time55msEndurance(1)25 C, Page Mode, ,000,000 Write Cycles 6 Atmel AT24HC02C [DATASHEET] Operation Clock and Data Transitions: The SDA pin is normally pulled high with an external device.

7 Data on the SDA pin may change only during SCL low time periods (see Figure 6-4 on page 8). Data changes during SCL high periods will indicate a Start or Stop condition as defined Condition: A high-to-low transition of SDA with SCL high is a Start condition which must precede any other command (see Figure 6-5 on page 8).Stop Condition: A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop command will place the EEPROM in a standby power mode (see Figure 6-5 on page 8).Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock Mode: The AT24HC02C features a low power standby mode which is enabled: Upon power-up After the receipt of the stop bit and the completion of any internal operations2- wire Software Reset: After an interruption in protocol, power loss, or system reset, any 2- wire part can be reset by following these steps: a start bit nine another start bit followed by stop bit condition as shown in Figure device is ready for the next communication after above steps have been 6-1.

8 Software resetSCL9 StartBitStartBitStopBit8321 SDAD ummy Clock Cycles 7 Atmel AT24HC02C [DATASHEET]Atmel-8779B-SEEPROM-AT24HC02C -Datasheet_042013 Figure 6-2. Bus TimingSCL: Serial Clock, SDA: Serial Data I/O Figure 6-3. Write Cycle TimingSCL: Serial Clock, SDA: Serial Data I/O Notes: 1. The write cycle time tWR is the time from a valid Stop condition of a write sequence to the end of the internal clear/write INSDA (1)StopConditionStartConditionWORDNACK8t h BitSCLSDA 8 Atmel AT24HC02C [DATASHEET]Atmel-8779B-SEEPROM-AT24HC02C -Datasheet_042013 Figure 6-4. Data Validity Figure 6-5. Start and Stop Definition Figure 6-6. Output Acknowledge SDASCLData StableData StableDataChangeSDASCLS tartStopSCLData InData OutStartAcknowledge981 9 Atmel AT24HC02C [DATASHEET] AddressingThe 2-Kbit EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a Read or Write device address word consists of a mandatory 1010 (Ah) sequence for the first four most significant bits as shown in Figure 7-1.

9 This is common to all Serial EEPROM next three bits are the A2, A1, and A0 device address bits for the EEPROM . These three bits must compare to their corresponding hard-wired input pins A2, A1, and A0 in order for the part to eighth bit of the device address is the Read/Write operation select bit. A Read operation is initiated if this bit is high and a Write operation is initiated if this bit is a valid compare of the device address with hard-wired input pins A2, A1, and A0, the EEPROM will output a zero. If a compare is not successfully made, the chip will return to a standby 7-1. Device Address OperationsByte Write: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word.

10 Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a Stop condition. At this time, the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 9-1 on page 10).Page Write: The 2-Kbit EEPROM is capable of an 8-byte Page Write. A Page Write is initiated the same as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven data words. The EEPROM will respond with a zero after each data word received.