Example: air traffic controller

Presettable synchronous 4-bit binary counter ... - Nexperia

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.0 V) • CMOS input levels • Synchronous counting and loading • 2 count enable inputs for n-bit cascading • Asynchronous reset • Positive-edge triggered clock • ESD protection:

Tags:

  Latch

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Transcription of Presettable synchronous 4-bit binary counter ... - Nexperia

Related search queries