Example: biology
4-bit bidirectional universal shift register

4-bit bidirectional universal shift register

Back to document page

parallel load operation. If both S0 and S1 are LOW, existing data is retained in a hold mode. Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is …

  Dome

Download 4-bit bidirectional universal shift register


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries