ICM7555 General purpose CMOS timer
2 3 4 6 5 8 7 Table 2. Pin description Symbol Pin Description GND 1 supply ground TRIGGER 2 start timer input; (active LOW) OUTPUT 3 timer logic level output RESET 4 timer inhibit input; (active LOW) CONTROL_VOLTAGE 5 timing capacitor upper voltage sense input THRESHOLD 6 timing capacitor lower voltage sense input DISCHARGE 7 timing capacitor ...
Download ICM7555 General purpose CMOS timer
Information
Domain:
Source:
Link to this page:
Documents from same domain
AN10441 Level shifting techniques in I2C-bus design
www.nxp.comDocument information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with
AN3234: Washing Machine Three-Phase AC …
www.nxp.comWashing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...
1. General description - nxp.com
www.nxp.com1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical
PCA9570 Remote 4-bit general purpose outputs for 1 MHz …
www.nxp.com1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile
P82B96 Dual bidirectional bus buffer - nxp.com
www.nxp.com1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface
S32K144 EVB Quick Start Guide - NXP Semiconductors
www.nxp.comJ14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the
Three-Phase BLDC Motor Sensorless Control Using …
www.nxp.comThis document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.
AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com
www.nxp.comAN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit
DSP56156 16-Bit Digital Signal Processor - nxp.com
www.nxp.comThe DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-
SAA7706H Car radio Digital Signal Processor (DSP)
www.nxp.comCar radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
Related documents
LF353-NWide Bandwidth Dual JFET Input Operational Amplifier
www.ti.com1FEATURES DESCRIPTION These devices are low cost, high speed, dual JFET 2• Internally Trimmed Offset Voltage: 10 mV input operational amplifiers with an internally trimmed • Low Input Bias Current: 50pA input offset voltage (BI-FET II technology). They • Low Input Noise Voltage: 25 nV/√Hz require low supply current yet maintain a large gain
SGTL5000, Low Power Stereo Codec with Headphone Amp - …
www.nxp.comA functional description can be found in Functional Description, beginning on page 12. Table 1. SGTL5000 Pin Definitions 20 Pin QFN 32 Pin QFN Pin Name Pin Function Formal Name Definition 1 2 HP_R Analog Right headphone output ... MIC Input Impedance - 2.9 - k ...
3 INPUT - Diodes Incorporated
www.diodes.comINPUT OUTPUT GND 10PF 22PF 3.3V V OUT =V REF * ( 1+R2/R1) + I ADJ * R2 3 1 2 2 1 3 Note 4: The AZ1117I is compatible with low ESR ceramic capacitor. The ESR of the output capacitors must be less than 20Ω. A minimum of 10µF output capacitor is required. Functional Block Diagram 2 Thermal Protection +-For Adjustable Output, disconnect A1 and A2 ...
Mathematical description of EM waves
pages.mtu.edu2/3/14 15 The Forced Oscillator: The relative phase of the oscillator motion with respect to the input force depends on the frequencies. Below resonance ω << ω 0 Force Oscillator On resonance ω = ω 0 Above resonance ω >> ω 0 Let the oscillator’s resonant frequency be ω 0, and the forcing frequency be ω. We could think of the
Job description Senior Employee Engagement ...
www.intoglobal.comJob description Senior Employee Engagement & Communications Manager November 2019. Page 2 of 4 ... o Provide input on the design of the employee surveys and support the internal communications efforts in communicating the results to key stakeholders in a timely fashion.
The Variant Call Format (VCF) Version 4.2 Specification
samtools.github.io1.2.3 Filter field format FILTERs that have been applied to the data should be described as follows: ##FILTER=<ID=ID,Description="description"> 1.2.4 Individual format field format Likewise, Genotype fields specified in the FORMAT field should be described as follows: ##FORMAT=<ID=ID,Number=number,Type=type,Description="description">
LT1167 - Single Resistor Gain Programmable, Precision ...
www.analog.comin Input Noise Current fO = 0.1Hz to 10Hz 10 10 pAP-P Input Noise Current Densty fO = 10Hz 124 124 fA/√Hz RIN Input Resistance VIN CIN(DIFF) Differential Input Capacitance fO = 100kHz 1.6 1.6 pF CIN(CM) Common Mode Input Capacitance fO = 100kHz 1.6 1.6 pF VCM Input Voltage Range G = 1, Other Input Grounded VS = ±2.3V to ±5V VS = ±5V to ± ...
LTC6957-1/LTC6957-2/LTC6957-3/LTC6957-4 - Low Phase …
www.analog.comVINSE Input Signal Level Range, Single-Ended l 0.2 0.8 2 VP-P VINDIFF Input Signal Level Range, Differential l 0.2 0.8 2 VP-P tMIN Minimum Input Pulse Width High or Low 0.5 ns VINCM Self-Bias Voltage, IN+, IN– l 1.8 2 2.3 V RIN Input Resistance, Differential l 1.5 2 2.5 kΩ CIN Input Capacitance, Differential 0.5 pF BWIN ++ + LTC6957-2
74HC86 Description Pin Assignments
www.diodes.comQUADRUPLE 2-INPUT EXCULSIVE OR GATES Description The 74HC86 provides provides four independent 2-input Exclusive OR gates with standard push-pull outputs. The device is designed for operation with a power supply range of 2.0V to 6.0V. The gates perform the Boolean function: Y =A ...