Presettable synchronous 4-bit binary up/down counter
The 74HC191 is an asynchronously presettable 4-bit binary up/down counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. Asynchronous parallel load capability permits the counter to be preset to any desired value.
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Advertisement
Documents from same domain
74HC541; 74HCT541 Octal buffer/line driver; 3-state
assets.nexperia.com1. General description The 74HC541; 74HCT541 is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1 and OE2).
Drivers, Line, Buffer, Lacto, Octal buffer line driver, Buffer line driver
MMBT3904 NPN switching transistor - Nexperia
assets.nexperia.comDATA SHEET Product data sheet Supersedes data of 2002 Oct 04 2004 Feb 03 DISCRETE SEMICONDUCTORS MMBT3904 NPN switching transistor …
Switching, Transistor, Mmbt3904, Mmbt3904 npn switching transistor
BZT52H series Single Zener diodes in a SOD123F …
assets.nexperia.com1. Product profile 1.1 General description General-purpose Zener diodes in a SOD123F small and flat lead Surface-Mounted Device (SMD) plastic package.
N-channel 60 V, 4.6 mΩ - Nexperia
assets.nexperia.com1. Product profile 1.1 General description Standard level N-channel MOSFET in a TO-220 package qualified to 175 °C. This product is designed and qualified for use in a wide range of industrial, communications and
PDTB113ZT PNP 500 mA, 50 V resistor-equipped transistor ...
assets.nexperia.com1. Product profile 1.1 General description 500 mA PNP Resistor-Equipped Transistor (RET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package.
Surfaces, Transistor, Resistor, Equipped, Resistor equipped transistor
74HC4017; 74HCT4017 Johnson decade counter with 10 …
assets.nexperia.comThe 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR).
With, Decade, Output, Johnson, Counter, Decoded, Johnson decade counter with 10, Johnson decade counter with 10 decoded outputs
AEC-Q101 qualified • 1 kV ESD protected 3. Applications ...
assets.nexperia.comPMV130ENEA 40 V, N-channel Trench MOSFET 5 July 2018 Product data sheet 1. General description ... • 1 kV ESD protected • AEC-Q101 qualified 3. Applications • Relay driver • High-speed line driver ... Fig. 15.Gate charge waveform definitions aaa-011953 VSD (V) 0 0.4 0.8 1.2 2 1 3 4 IS (A) 0 Tj = 150 °C
PMDT290UCE 20 / 20 V, 800 / 550 mA N/P-channel Trench …
assets.nexperia.comPMDT290UCE All information provided in this document is subject to legal disclaimers. 2 J 0 8;*+ Product data sheet Rev. 1 — 6 October 2011 2 of 20
PMDT290UNE 20 V, 800 mA dual N-channel Trench MOSFET
assets.nexperia.com20 V, 800 mA dual N-channel Trench MOSFET Rev. 1 — 13 September 2011 Product data sheet Symbol Parameter Conditions Min Typ Max Unit ... (j-sp) thermal resistance from junction to solder point--115K/W Per device Rth(j-a) thermal resistance from junction to ambient in free air [1] - - 250 K/W.
PSSI2021SAY Constant current source in SOT353 package
assets.nexperia.comLED driver Figure 5 shows a typical application circuit for an LED driver. The constant current ensures a constant LED brightness. Switching the current ON/OFF The output can be switched ON and OFF by connecting a resistor-equipped transistor (RET, e.g. PDTC124XU) as shown in Figure 6.
Constant, Drivers, Current, Led driver, Constant current, Constant led
Related documents
Chapter 7 TIMERS, COUNTERS and T/C APPLICATIONS
www.eng.utoledo.eduand counters have been in existence for as long as relays and provide an important component in the development of logic. Timers were constructed in the past as an add-on device to relays slowing down the transition of the plunger from immediately opening or closing. The time delay
DESIGNING COMBINATIONAL LOGIC GATES IN CMOS
bwrcs.eecs.berkeley.educounters, oscillators, and memory. There are numerous circuit styles to implement a given logic function. As with the ... and the pull-down network (PDN) (Figure 6.2). The figure shows a generic N input logic gate where all inputs are distributed to both the pull-up a …
Designing, Gate, Cmos, Counter, Logic, Down, Combinational, Designing combinational logic gates in cmos
USER GUIDE NI USB-6001/6002/6003
www.ni.comand select Measurement Studio from the Filtered By drop-down list. To get to the same help topics from within Visual Studio 2010, go to Help»View Help and select NI Measurement Studio Help from the Related Links section. ... Counters & PFI. 8 | ni.com | NI USB-6001/6002/6003 User Guide LED Indicator
Digital Design
e4uhu.com6 Registers and Counters 255 6.1 Registers 255 6.2 Shift Registers 258 6.3 Ripple Counters 266 6.4 Synchronous Counters 271 6.5 Other Counters 278 6.6 HDL for Registers and Counters 283. Contents vii 7 Memory and Programmable Logic 299 7.1 …
Tritium Fact Sheet - Health Physics Society
hps.orginstruments, such as Geiger counters , are usually not capable of detecting tritium. The most reliable and widespread method for detecting tritium is known as liquid scintillation counting, typically available only in laboratory spaces. Tritium can also be “sniffed” or introduced into an ionization chamber that can measure radiation dose rates.
Latches, the D Flip-Flop & Counter Design
web.ece.ucsb.eduFebruary 6, 2012 ECE 152A - Digital Design Principles 3 Reading Assignment Brown and Vranesic (cont) 7Flip-Flops, Registers, Counters and a Simple Processor (cont) 7.4 Master-Slave and Edge-Triggered D Flip-Flops 7.4.1 Master-Slave D Flip-Flop 7.4.2 Edge-Triggered D Flip-Flop 7.4.3 D Flip-Flop with Clear and Preset 7.4.4 Flip-Flop Timing Parameters (2nd edition)
for eathcare rofessionas
www.cdc.govIf dry ice spills on counters, floors, or other surfaces, don protective gloves before handling. If the dry . ice is unusable, then dispose of it properly. Do not eat dry ice. Storage of Dry Ice Store dry ice in a container that allows for . the release of gas, such as a vented cooler or . Styrofoam cooler. DO NOT store dry ice in a tightly sealed
16-Bit Timer/Counter 1 and 3
web.engr.oregonstate.edu16-Bit Timer/Counter 1 and 3 Counter Unit: The counter is incremented, decremented or cleared at each clk Tn Counter signals: count: increment or decrement enable for counter direction: count up or down clear: clear counter clk
Introduction to Verilog
www.cs.upc.eduIntroduction to Verilog Oct/1/03 3 Peter M. Nyasulu and J Knight Primitive logic gates are part of the Verilog language. Two properties can be specified,drive_strengthand delay. Drive_strengthspecifies the strength at the gate outputs.The strongest output is a direct connection to a source, next